lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Wed, 25 Oct 2006 07:04:56 -0700
From:	Roland Dreier <rdreier@...co.com>
To:	Jason Gunthorpe <jgunthorpe@...idianresearch.com>
Cc:	Matthew Wilcox <matthew@....cx>, linux-ia64@...r.kernel.org,
	Jeff Garzik <jeff@...zik.org>, linux-kernel@...r.kernel.org,
	openib-general@...nib.org, linux-pci@...ey.karlin.mff.cuni.cz
Subject: Re: [openib-general] Ordering between PCI config space writes and MMIO reads?

 > I'm not sure that can work either. The PCI-X spec is very clear, you
 > must wait for a non-posted completion if you care about order. Doing a
 > config read in the driver as a surrogate flush is not good enough in
 > the general case. Like you say, a pci bridge is free to reorder all
 > in flight non-posted operations.

No, hang on.  Nothing can reorder a dependent read to start after a
write that it depends on, can it?  So a config read of PCI_COMMAND
can't start until the completion of a config write of the same
register, right?

 - R.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ