| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 20 Mar 2009 10:14:24 -0400 From: Joe Korty <joe.korty@...r.com> To: Greg KH <greg@...ah.com> Cc: stable@...nel.org, Ingo Molnar <mingo@...e.hu>, "H. Peter Anvin" <hpa@...ux.intel.com>, linux-kernel@...r.kernel.org Subject: Re: [stable] [PATCH 2.6.27-stable] Fix misreporting of #cores as #hyperthreads for Q9550 On Thu, Mar 19, 2009 at 05:32:33PM -0700, Greg KH wrote: > On Thu, Mar 19, 2009 at 01:27:44PM -0400, Joe Korty wrote: > > Fix misreporting of #cores for the Intel Quad Core Q9550. > > > > [ for 2.6.27-stable ] > > > > For the Q9550, in x86_64 mode, /proc/cpuinfo mistakenly > > reports the #cores present as the #hyperthreads present. > > i386 mode was not examined but is assumed to have the > > same problem. > > > > A backport of the following three 2.6.29-rc1 patches > > fixes the problem: > > > > [PATCH] x86: unmask CPUID levels on Intel CPUs > > [PATCH] x86: unmask CPUID levels on Intel CPUs, fix > > [PATCH] x86: add MSR_IA32_MISC_ENABLE bits to <asm/msr-index.h> > > Can you provide the git commit ids for these patches? 066941bd4eeb159307a5d7d795100d0887c00442 [PATCH] x86: unmask CPUID levels on Intel CPUs 99fb4d349db7e7dacb2099c5cc320a9e2d31c1ef [PATCH] x86: unmask CPUID levels on Intel CPUs, fix bdf21a49bab28f0d9613e8d8724ef9c9168b61b9 [PATCH] x86: add MSR_IA32_MISC_ENABLE bits to <asm/msr-index.h> -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists