linux-kernel - Tilera multi core: power consumption, design, performance (comments please)

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Date:	Mon, 15 Mar 2010 16:06:31 -0700
From:	Reza Roboubi <reza@...thdetails.com>
To:	Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Tilera multi core: power consumption, design, performance (comments
 please)

LKML is very quite about the Tilera multi core chip.  I'm wondering why 
that is?

I know the debate about RISC/VLIW vs. non-RISC/OoO.  However, what do 
people think about the overall performance of Tilera given it's low 
power consumption (~55 watts) as far as it's intended (parallelizable) 
applications are concerned?

I looked at the Tilera patent number 7,636,835.  It looks like a decent 
directory based cache coherency solution that is very scalable.

So, please give comments if you can.
Why is the chip not discussed at LKML?  Is it cost or lack of documentation?

Thanks.

Reza.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/