| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 9 Sep 2010 15:25:45 -0700 From: "Justin P. Mattock" <justinmattock@...il.com> To: trivial@...nel.org Cc: linux-kernel@...r.kernel.org, "Justin P. Mattock" <justinmattock@...il.com> Subject: [PATCH 026/223]drivers/hwmon/hwmon-vid.c Update broken web addresses. Below you will find an Update to a broken web address. Please let me know if this needs to be changed. Signed-off-by: Justin P. Mattock <justinmattock@...il.com> --- drivers/hwmon/hwmon-vid.c | 8 ++++---- 1 files changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/hwmon/hwmon-vid.c b/drivers/hwmon/hwmon-vid.c index bf0862a..ce42c21 100644 --- a/drivers/hwmon/hwmon-vid.c +++ b/drivers/hwmon/hwmon-vid.c @@ -38,20 +38,20 @@ * available at http://developer.intel.com/. * * AMD Athlon 64 and AMD Opteron Processors, AMD Publication 26094, - * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/26094.PDF + * http://developer.amd.com/documentation/articles/pages/1212200690_2.aspx * Table 74. VID Code Voltages * This corresponds to an arbitrary VRM code of 24 in the functions below. * These CPU models (K8 revision <= E) have 5 VID pins. See also: * Revision Guide for AMD Athlon 64 and AMD Opteron Processors, AMD Publication 25759, - * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/25759.pdf + * http://web.archive.org/web/*/http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/25759.pdf * * AMD NPT Family 0Fh Processors, AMD Publication 32559, - * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/32559.pdf + * http://web.archive.org/web/*/http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/32559.pdf * Table 71. VID Code Voltages * This corresponds to an arbitrary VRM code of 25 in the functions below. * These CPU models (K8 revision >= F) have 6 VID pins. See also: * Revision Guide for AMD NPT Family 0Fh Processors, AMD Publication 33610, - * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf + * http://web.archive.org/web/*/http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf * * The 17 specification is in fact Intel Mobile Voltage Positioning - * (IMVP-II). You can find more information in the datasheet of Max1718 -- 1.7.2.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists