| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Sat, 3 Sep 2011 20:09:15 +0530 From: Santosh Shilimkar <santosh.shilimkar@...com> To: <linux-arm-kernel@...ts.infradead.org> CC: <linux-kernel@...r.kernel.org>, <linux@....linux.org.uk>, <ccross@...roid.com>, <rjw@...k.pl>, <khilman@...com> Subject: [PATCH v2 5/5] ARM: gic: Allow gic arch extensions to provide irqchip flags From: Colin Cross <ccross@...roid.com> Tegra can benefit from the IRQCHIP_MASK_ON_SUSPEND flag, allow it to be passed to the gic irq chip. Signed-off-by: Colin Cross <ccross@...roid.com> Acked-by: Santosh Shilimkar <santosh.shilimkar@...com> --- arch/arm/common/gic.c | 1 + 1 files changed, 1 insertions(+), 0 deletions(-) diff --git a/arch/arm/common/gic.c b/arch/arm/common/gic.c index 66c7c48..734db99 100644 --- a/arch/arm/common/gic.c +++ b/arch/arm/common/gic.c @@ -544,6 +544,7 @@ void __init gic_init(unsigned int gic_nr, unsigned int irq_start, if (gic_nr == 0) gic_cpu_base_addr = cpu_base; + gic_chip.flags |= gic_arch_extn.flags; gic_dist_init(gic, irq_start); gic_cpu_init(gic); gic_pm_init(gic); -- 1.7.4.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists