lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 05 Oct 2011 19:43:24 -0700 From: Andi Kleen <andi@...stfloor.org> To: "Yu\, Fenghua" <fenghua.yu@...el.com> Cc: Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...e.hu>, H Peter Anvin <hpa@...or.com>, "Luck\, Tony" <tony.luck@...el.com>, "Mallick\, Asit K" <asit.k.mallick@...el.com>, "Siddha\, Suresh B" <suresh.b.siddha@...el.com>, Len Brown <lenb@...nel.org>, linux-kernel <linux-kernel@...r.kernel.org>, alan@...rguk.ukuu.org.uk Subject: Re: [PATCH 1/8] x86, apic.c: Disable irq0 if CPU enables ARAT for local apic timer "Yu, Fenghua" <fenghua.yu@...el.com> writes: > > SC1200 WDT DRIVER > M: Zwane Mwaikambo <zwane@....linux.org.uk> > S: Maintained > F: drivers/watchdog/sc1200wdt.c > > I was hoping Zwane knows which PCI quirks depends on CPU0. At least one AMD SIS chipset relied on IRQ0 always being on CPU0 Not sure we got a quirk for it because the existing code handled it (I guess it's reasonable to just blacklist for all of SIS, i don't think they ever did anything multi-socket) Alan may remember more. -Andi -- ak@...ux.intel.com -- Speaking for myself only -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists