



## **PCIE to UART (F81504/508/512) Programming Guide**

**Released Date: 2013/06**

Fintek PCIE to UART programming guide.pdf

6/28/2013

**Fintek**

The information contained herein is the exclusive proprietary information of Feature Integration Technology Inc., is provided for customer's internal use only, and shall not be disclosed, distributed to any third party or reproduced in whole or in part by any third party without the prior written permission of Feature Integration Technology Inc. 本資料為精拓科技股份有限公司之智慧財產權，僅供客戶內部使用；非經精拓科技股份有限公司事前書面授權許可，不得透露、散佈予任何第三人或使任何第三人使用本資料之全部或一部，或將之複印、複製或轉變成其它任何形式使用。

## Table of Contents

1. PCIE to UART Bridge Type 0 Configuration Settings .....	2
1.1    UART Register (PCIE Configuration 040h-09Fh) .....	3
1.2    UART Configuration Example.....	4
1.2.1  PCIE to UART Card Initial Status .....	4
1.2.2  PCIE to UART Configuration Result.....	5
1.2.2.1  UART 1 Configuration .....	5
1.2.2.2  UART 2 Configuration .....	6
1.2.2.3  UART 3 Configuration .....	6
1.2.2.4  UART 4 Configuration .....	6
1.2.2.5  UART 5 Configuration .....	6
1.2.2.6  UART 6 Configuration .....	7
1.2.2.7  UART 7 Configuration .....	7
1.2.2.8  UART 8 Configuration .....	7
1.2.2.9  UART 9 Configuration .....	8
1.2.2.10  UART 10 Configuration .....	8
1.2.2.11  UART 11 Configuration.....	8
1.2.2.12  UART 12 Configuration .....	8
2. WDT Function.....	10
2.1    WDT Configuration Register.....	10
2.2    WDT Timer IO function .....	10
3. EEPROM Memory Function .....	11
3.1    EEPROM Configuration Register .....	11
3.2    EEPROM Memory function.....	11
4. GPIO Function.....	12
4.1    GPIO0 Function.....	12
4.1.1  GPIO0 Configuration Address Registers.....	12
4.1.2  GPIO0 IO Function.....	12
4.2    GPIO1 Function.....	12
4.2.1  GPIO1 Configuration Address Registers.....	12
4.2.2  GPIO1 IO Function.....	13
4.3    GPIO2 Function.....	13
4.3.1  GPIO2 Configuration Address Registers.....	13
4.3.2  GPIO2 IO Function.....	13

# 1.PCIE to UART Bridge Type 0 Configuration Settings

PCIE Configuration

31:42	23:16	15:08	7:0	Byte Offset
<b>Device ID</b>		Vendor ID		
Status		Command		
Class Code			Revision ID	008h
BIST	Header Type	Latency Timer	Cache Line	00Ch
Base Address Registers				010h
				014h
				018h
				01Ch
				020h
				024h
Cardbus CIS Pointer				028h
Subsystem ID		Subsystem Vendor ID		
Expansion ROM Base Address				030h
Reserved			Capabilities PTR	034h
Reserved				038h
Max_Lat	Min_Gnt	Int. Pin	Int. Line	03Ch
		<b>63:0</b>		
F81504  <b>Device ID:</b> 1104  UART 1 ~ UART 4		UART 1 Device Configuration Registers		
		UART 2 Device Configuration Registers		
		UART 3 Device Configuration Registers		
		UART 4 Device Configuration Registers		
F81508  <b>Device ID:</b> 1108  UART 1 ~ UART 8		UART 5 Device Configuration Registers		
		UART 6 Device Configuration Registers		
		UART 7 Device Configuration Registers		
		UART 8 Device Configuration Registers		
F81512  <b>Device ID:</b> 1112  UART 1 ~ UART 12		UART 9 Device Configuration Registers		
		UART 10 Device Configuration Registers		
		UART 11 Device Configuration Registers		

- Device ID 1104(F81504) only needs to config UART 1(40h) to UART 4(58h)
- Device ID 1108(F81508) only needs to config UART 1(40h) to UART 8(78h)
- Device ID 1112(F81512) only needs to config UART 1(40h) to UART 12(98h)

## 1.1 UART Register (PCIE Configuration 040h-09Fh)

Only config four (+0/+1/+4/+5) following offset register base on UART I/O address and can let function work.

UART Device Configuration Registers(40h/48h/50h/58h/60h/68h/70h/78h/80h/88h/90h/98h)								
Register 0x[HEX]	Register Name	Default Value						
		MSB						LSB
+0	UART control Register	0	0	-	-	-	-	1
+1	FIFO Mode Register	0	0	0	0	0	-	0 0
+4	Base Address High Register	0	0	0	0	0	0	1 0
+5	Base Address Low Register	1	1	1	1	1	0	0 0

### UART Control Register — UART Configure Address + 0

Bit	Name	R/W	Default	Description
0	UART_EN	R/W	0	0: disable UART I/O Port. 1: enable UART I/O Port.

### FIFO Select Register — UART CONFIGURE ADDRESS + 1

Bit	Name	R/W	Default	Description
5-4	RXFTHR_MODE	R/W	00b	The RX FIFO threshold select. 00: FIFO threshold is set by RXFTHR. 01: FIFO threshold will be 2X of RXFTHR. 10: FIFO threshold will be 4X of RXFTHR. 11: FIFO threshold will be 8X of RXFTHR.
1-0	FIFO_MODE	R/W	00b	Select the FIFO depth. 00: 16-byte FIFO. 01: 32-byte FIFO. 10: 64-byte FIFO. 11: 128-byte FIFO.

**Base Address Low Register — UART Configure Address + 4**

Bit	Name	R/W	Default	Description
7-0	BASE_ADDR_LO	R/W	00h	The LSB of UART ADDRESS.

**Base Address High Register — UART Configure Address + 5**

Bit	Name	R/W	Default	Description
7-0	BASE_ADDR_HI	R/W	00h	The MSB of UART base address.

## 1.2 UART Configuration Example

### 1.2.1 PCIE to UART Card Initial Status

```

File Config Go Tools System Quit American Megatrends, Inc.

PCI Express: D0:F0 16850-compatible serial controller

1C29-Vendor ID
0000 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F Refresh : ON
0000<29 1C>12 11 07 00 10 00 01 05 00 07 10 00 00 00 Sound : OFF
0010 81 E0 00 00 00 00 40 FE 61 E0 00 00 41 E0 00 00 Data Width : 8 bits
0020 21 E0 00 00 01 E0 00 00 00 00 00 00 00 00 00 00
0030 00 00 00 00 C0 00 00 00 00 00 00 00 0B 01 00 00
0040 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 01
0050 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01
0060 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01
0070 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01
0080 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01
0090 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01
00A0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00B0 00 00 00 00 00 00 00 00 06 00 00 00 0B 07 0B 00
00C0 01 D0 02 C8 00 00 00 00 00 00 00 00 00 00 00 00 00
00D0 10 00 11 00 00 80 90 05 00 20 19 00 11 FC 03 00
00E0 48 00 11 10 00 00 00 00 C0 03 00 00 00 00 00 00 00
00F0 00 00 00 3F 00 43 03 00 00 00 00 00 00 00 00 00 00

Type:PCI Express Bus 01 Device 00 Function 00
<PgDn>/<PgUp> Next/Prev PCI 14:28:26

```


## 1.2.2 PCIE to UART Configuration Result

Using BAR 24h address to config UART 1 to UART 4

Using BAR 20h address to config UART 5 to UART 8

Using BAR 1Ch address to config UART 9 to UART 12

See below figure:



### 1.2.2.1 UART 1 Configuration

I/O Address = 0xE000

Step1. Read 4 bytes of PCIE BAR 24h: 0x0000E001

Step2. Filter BAR 24h bit [4:0]: 0x0000E001 & 0xFFFFFE0 = 0x0000E000

Step3. Write 0x01 to 40h: enable UART 1 I/O Port

Step4. Write 0x33 to 41h: Select 128-byte FIFO and 8X FIFO threshold

Step5. Write 0x00 to 44h: The LSB of UART 1 ADDRESS

Step6. Write 0xE0 to 45h: The MSB of UART 1 ADDRESS

### 1.2.2.2 UART 2 Configuration

I/O Address = 0xE008

- Step1. Read 4 bytes of PCIE BAR 24h: 0x0000E001
- Step2. Filter BAR 24h bit [4:0]: 0x0000E001 & 0xFFFFFE0 = 0x0000E000
- Step3. Write 0x01 to **48h**: enable UART 2 I/O Port
- Step4. Write 0x33 to **49h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x08** to **4Ch**: The LSB of UART 2 ADDRESS
- Step6. Write 0xE0 to **4Dh**: The MSB of UART 2 ADDRESS

### 1.2.2.3 UART 3 Configuration

I/O Address = 0xE010

- Step1. Read 4 bytes of PCIE BAR 24h: 0x0000E001
- Step2. Filter BAR 24h bit [4:0]: 0x0000E001 & 0xFFFFFE0 = 0x0000E000
- Step3. Write 0x01 to **50h**: enable UART 3 I/O Port
- Step4. Write 0x33 to **51h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x10** to **54h**: The LSB of UART 3 ADDRESS
- Step6. Write 0xE0 to **55h**: The MSB of UART 3 ADDRESS

### 1.2.2.4 UART 4 Configuration

I/O Address = 0xE018

- Step1. Read 4 bytes of PCIE BAR 24h: 0x0000E001
- Step2. Filter BAR 24h bit [4:0]: 0x0000E001 & 0xFFFFFE0 = 0x0000E000
- Step3. Write 0x01 to **58h**: enable UART 4 I/O Port
- Step4. Write 0x33 to **59h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x18** to **5Ch**: The LSB of UART 4 ADDRESS
- Step6. Write 0xE0 to **5Dh**: The MSB of UART 4 ADDRESS

### 1.2.2.5 UART 5 Configuration

I/O Address = 0xE020

- Step1. Read 4 bytes of PCIE BAR **20h**: 0x0000**E021**
- Step2. Filter BAR **20h** bit [4:0]: 0x0000**E021** & 0xFFFFFE0 = 0x0000**E020**

- Step3. Write 0x01 to **60h**: enable UART 5 I/O Port
- Step4. Write 0x33 to **61h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x20** to **64h**: The LSB of UART 5 ADDRESS
- Step6. Write 0xE0 to **65h**: The MSB of UART 5 ADDRESS

### 1.2.2.6 UART 6 Configuration

I/O Address = **0xE028**

- Step1. Read 4 bytes of PCIE BAR 20h: 0x0000E021
- Step2. Filter BAR 20h bit [4:0]: 0x0000E021 & 0xFFFFFE0 = 0x0000E020
- Step3. Write 0x01 to **68h**: enable UART 6 I/O Port
- Step4. Write 0x33 to **69h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x28** to **6Ch**: The LSB of UART 6 ADDRESS
- Step6. Write 0xE0 to **6Dh**: The MSB of UART 6 ADDRESS

### 1.2.2.7 UART 7 Configuration

I/O Address = **0xE030**

- Step1. Read 4 bytes of PCIE BAR 20h: 0x0000E021
- Step2. Filter BAR 20h bit [4:0]: 0x0000E021 & 0xFFFFFE0 = 0x0000E020
- Step3. Write 0x01 to **70h**: enable UART 7 I/O Port
- Step4. Write 0x33 to **71h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x30** to **74h**: The LSB of UART 7 ADDRESS
- Step6. Write 0xE0 to **75h**: The MSB of UART 7 ADDRESS

### 1.2.2.8 UART 8 Configuration

I/O Address = **0xE038**

- Step1. Read 4 bytes of PCIE BAR 20h: 0x0000E021
- Step2. Filter BAR 20h bit [4:0]: 0x0000E021 & 0xFFFFFE0 = 0x0000E020
- Step3. Write 0x01 to **78h**: enable UART 8 I/O Port
- Step4. Write 0x33 to **79h**: Select 128-byte FIFO and 8X FIFO threshold
- Step5. Write **0x38** to **7Ch**: The LSB of UART 8 ADDRESS
- Step6. Write 0xE0 to **7Dh**: The MSB of UART 8 ADDRESS

## 1.2.2.9 UART 9 Configuration

I/O Address = 0xE0**40**

Step1. Read 4 bytes of PCIE BAR **40h**: 0x0000**E041**

Step2. Filter BAR 1Ch bit [4:0]: 0x0000**E041** & 0xFFFFFE0 = 0x0000**E040**

Step3. Write 0x01 to **80h**: enable UART 9 I/O Port

Step4. Write 0x33 to **81h**: Select 128-byte FIFO and 8X FIFO threshold

Step5. Write **0x40** to **84h**: The LSB of UART 9 ADDRESS

Step6. Write 0xE0 to **85h**: The MSB of UART 9 ADDRESS

## 1.2.2.10 UART 10 Configuration

I/O Address = 0xE0**48**

Step1. Read 4 bytes of PCIE BAR 40h: 0x0000E041

Step2. Filter BAR 1Ch bit [4:0]: 0x0000E041 & 0xFFFFFE0 = 0x0000E040

Step3. Write 0x01 to **88h**: enable UART 10 I/O Port

Step4. Write 0x33 to **89h**: Select 128-byte FIFO and 8X FIFO threshold

Step5. Write **0x48** to **8Ch**: The LSB of UART 10 ADDRESS

Step6. Write 0xE0 to **8Dh**: The MSB of UART 10 ADDRESS

## 1.2.2.11 UART 11 Configuration

I/O Address = 0xE0**50**

Step1. Read 4 bytes of PCIE BAR 40h: 0x0000E041

Step2. Filter BAR 1Ch bit [4:0]: 0x0000E041 & 0xFFFFFE0 = 0x0000E040

Step3. Write 0x01 to **90h**: enable UART 11 I/O Port

Step4. Write 0x33 to **91h**: Select 128-byte FIFO and 8X FIFO threshold

Step5. Write **0x50** to **94h**: The LSB of UART 11 ADDRESS

Step6. Write 0xE0 to **95h**: The MSB of UART 11 ADDRESS

## 1.2.2.12 UART 12 Configuration

I/O Address = 0xE0**58**

Step1. Read 4 bytes of PCIE BAR 40h: 0x0000E041

Step2. Filter BAR 1Ch bit [4:0]: 0x0000E041 & 0xFFFFFE0 = 0x0000E040

Step3. Write 0x01 to **98h**: enable UART 12 I/O Port

Step4. Write 0x33 to **99h**: Select 128-byte FIFO and 8X FIFO threshold

Step5. Write **0x58** to **9Ch**: The LSB of UART 12 ADDRESS

Step6. Write 0xE0 to **9Dh**: The MSB of UART 12 ADDRESS

The picture below is CONFIG result:

```

File Config Go Tools System Quit American Megatrends, Inc.

PCI Express: D0:F0 16850-compatible serial controller

1C29-Vendor ID
0000 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
0000<29 1C>12 11 07 00 10 00 01 05 00 07 10 00 00 00 00
0010 81 E0 00 00 00 00 40 FE 61 E0 00 00 41 E0 00 00
0020 21 E0 00 00 01 E0 00 00 00 00 00 00 00 00 00 00
0030 00 00 00 00 C0 00 00 00 00 00 00 00 00 00 01 00 00
0040 01 33 00 00 00 E0 0B 01 01 33 00 00 08 E0 0B 01
0050 01 33 00 00 10 E0 0B 01 01 33 00 00 18 E0 0B 01
0060 01 33 00 00 20 E0 0B 01 01 33 00 00 28 E0 0B 01
0070 01 33 00 00 30 E0 0B 01 01 33 00 00 38 E0 0B 01
0080 01 33 00 00 40 E0 0B 01 01 33 00 00 48 E0 0B 01
0090 01 33 00 00 50 E0 0B 01 01 33 00 00 58 E0 0B 01
00A0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00B0 00 00 00 00 00 00 00 06 00 00 00 0B 07 0B 00
00C0 01 D0 02 C8 00 00 00 00 00 00 00 00 00 00 00 00 00
00D0 10 00 11 00 00 80 90 05 00 20 19 00 11 FC 03 00
00E0 48 00 11 10 00 00 00 00 C0 03 00 00 00 00 00 00 00
00F0 00 00 00 3F 00 43 03 00 00 00 00 00 00 00 00 00 00

VID:DID = 1C29:1112
Rev ID : 01
Int Line (IRQ): 0B
Int Pin : 01
IO : 0000E080 00000010
Mem: FE400000 00000010
IO : 0000E060 00000020
IO : 0000E040 00000020
IO : 0000E020 00000020
IO : 0000E000 00000020
ROM: 00000000

Type:PCI Express Bus 01 Device 00 Function 00
<PgDn>/<PgUp> Next/Prev PCI 14:29:35

```

## 2. WDT Function

For example PFA=0xF0000000 **NOTE 1**, WDT Base address = 0xE000, set WDT INT= IRQ5 10s issue interrupt

### 2.1 WDT Configuration Register

```
write (PFA+0xB8, 0x01);      // enable SIRQ mode  
                             // pin IRQSEL pull low and EN_WDT pull high  
write (PFA+0xA0, 0x01);      // enable WDT base address  
write (PFA+0xA1, 0x00);      // The LSB of WDT base address  
write (PFA+0xA2, 0xE0);      // The MSB of WDT base address
```

### 2.2 WDT Timer IO function

```
write (WDT Base address+0x00, 0x01); // enable WDT INT and set IRQ 5 for WDT  
write (WDT Base address+0x01, 0x02); // set WDT Timer unit = 1 sec  
write (WDT Base address+0x02, 0x0A); // set WDT Timer count = 10  
write (WDT Base address+0x02, 0x0A); // set WDT Timer count = 10  
PS : write the same non-zero value twice to enable the timer.
```

## 3. EEPROM Memory Function

For example PFA=0xF0000000, EEPROM Base address = 0xF4100000, READ DEVICE ID from EEPROM

### 3.1 EEPROM Configuration Register

```
write (PFA+0xB4, 0x00);      // EEPROM base address [7:0]
write (PFA+0xB5, 0x00);      // EEPROM base address [15:8]
write (PFA+0xB6, 0x10);      // EEPROM base address [23:16]
write (PFA+0xB7, 0xF4);      // EEPROM base address [31:24]
```

### 3.2 EEPROM Memory function

```
write (Base address+0x06, 0x01); // enable WR_DBI and WR_EEPROM command
write (Base address+0x03, 0x00); // DBI_ADDR
write (Base address+0x00, 0x10); // start read single byte data from DBI interface
read (Base address+0x04)        // read LSB of DEVICE ID
write (Base address+0x03, 0x01); // DBI_ADDR
write (Base address+0x00, 0x10); // start read single byte data from DBI interface
read (Base address+0x04)        // read MSB of DEVICE ID
```

## 4.GPIO Function

### 4.1 GPIO0 Function

For example, PFA=0xF0000000, GPIO Base address = 0xE060, set GPIO1 for input

#### 4.1.1 GPIO0 Configuration Address Registers

```
write (PFA+0xF0, 0x01); //Enable GPIO0 I/O port  
write (PFA+0xF1, 0x60); //GPIO Base Address Low Register  
write (PFA+0xF2, 0xE0); //GPIO Base Address High Register  
write (PFA+0xF3, 0x00); //set pin 95-102 for GPIO  
write (PFA+0xF8, 0x00); //set GPIO00-GPIO07 are input
```

#### 4.1.2 GPIO0 IO Function

```
read (GPIO Base address+0x00); //read input data from GPIO0 data register
```

### 4.2 GPIO1 Function

For example, PFA=0xF0000000, GPIO Base address = 0xE060, set GPIO1 for output(open drain)

#### 4.2.1 GPIO1 Configuration Address Registers

```
write (PFA+0xF0, 0x02); //Enable GPIO1 I/O port  
write (PFA+0xF1, 0x60); //GPIO Base Address Low Register  
write (PFA+0xF2, 0xE0); //GPIO Base Address High Register  
write (PFA+0xF3, 0x00); //set pin 112-119 for GPIO  
write (PFA+0x100, 0xFF); //set GPIO00-GPIO07 are output  
write (PFA+0x101, 0x00); //set GPIO00-GPIO07 are open drain in output mode
```

## 4.2.2 GPIO1 IO Function

```
write (GPIO Base address+0x01, 0x55); //write '0x55' to GPIO1 data register
```

## 4.3 GPIO2 Function

For example, PFA=0xF0000000, GPIO Base address = 0xE060, set GPIO2 for output(push pull)

### 4.3.1 GPIO2 Configuration Address Registers

```
write (PFA+0xF0, 0x04); //Enable GPIO1 I/O port  
write (PFA+0xF1, 0x60); //GPIO Base Address Low Register  
write (PFA+0xF2, 0xE0); //GPIO Base Address High Register  
write (PFA+0xF3, 0x00); //set pin 112-119 for GPIO  
write (PFA+0x108, 0xFF); //set GPIO00-GPIO07 are output  
write (PFA+0x109, 0xFF); //set GPIO00-GPIO07 are push pull in output mode
```

### 4.3.2 GPIO2 IO Function

```
write (GPIO Base address+0x01, 0xAA); //write '0xAA' to GPIO2 data register
```

**NOTE 1** : PFA (PCI Function Address)=Bus (8 Bits) / Device/Function (5 + 3 Bits)/ Register (12 Bits)+PCI-E Base Address (MMIO) total 32 Bits。

Example 1 : Bus = 0x01, Device = 0x1F, Function: 0x02, (PCI-E Base Address : 0xF0000000)

Read Register 0x100.

PFA = 0xF0000000 + (0x01FA100) = 0xF01FA100