| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 11 Jun 2014 02:30:17 +0200 From: Tomasz Figa <tomasz.figa@...il.com> To: Jonghwa Lee <jonghwa3.lee@...sung.com>, linux-kernel@...r.kernel.org CC: linux-samsung-soc@...r.kernel.org, t.figa@...sung.com, mturquette@...aro.org Subject: Re: [RESEND PATCH v2] clk: exynos4: Add PPMU IP block source clocks. Hi Jonghwa, On 11.06.2014 02:22, Jonghwa Lee wrote: > Exynos4 has saveral PPMUs and each of them has operation clock which > can be gated through CMU's SFR control. > > New clocks are listed below. All clocks are added as a gate-typed clock. > > CLK_PPMULEFT, CLK_PPMURIGHT, CLK_PPMUCAMIF, CLK_PPMUTV, CLK_PPMUMFC_L, > CLK_PPMUMFC_R, CLK_G3D, CLK_PPMUIMAGE, CLK_PPMULCD0, CLK_PPMULCD1, > CLK_PPMUFILE, CLK_PPMUGPS, CLK_PPMUDMC0, CLK_PPMUDMC1, CLK_PPMUCPU, > CLK_PPMUACP, > > Signed-off-by: Jonghwa Lee <jonghwa3.lee@...sung.com> > Acked-by: Chanwoo Choi <cw00.choi@...sung.com> > --- > V2 : > - Change clock definition order. > > drivers/clk/samsung/clk-exynos4.c | 19 +++++++++++++++++++ > include/dt-bindings/clock/exynos4.h | 18 ++++++++++++++++++ > 2 files changed, 37 insertions(+) I have already queued the original v2 you sent, just waiting for 3.16-rc1 to be released to apply. :) Best regards, Tomasz -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists