lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:	Tue, 17 Jun 2014 20:18:37 -0400
From:	Dave Jones <davej@...hat.com>
To:	Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Cc:	netdev@...r.kernel.org, ganesanr@...adcom.com
Subject: Re: MIPS: Add MSI support for XLP9XX

On Tue, Jun 10, 2014 at 01:31:04AM +0000, Linux Kernel wrote:
 > Gitweb:     http://git.kernel.org/linus/;a=commit;h=d66f3f0e10b49df8d0cc0d8eb5bf2ef9863a33cf
 > Commit:     d66f3f0e10b49df8d0cc0d8eb5bf2ef9863a33cf
 > Parent:     1c98398662c9b4e2f03f64344f83dd6cb14e0420
 > Refname:    refs/heads/master
 > Author:     Ganesan Ramalingam <ganesanr@...adcom.com>
 > AuthorDate: Fri May 9 16:35:49 2014 +0530
 > Committer:  Ralf Baechle <ralf@...ux-mips.org>
 > CommitDate: Fri May 30 16:51:02 2014 +0200
 > 
 >     MIPS: Add MSI support for XLP9XX

...

 > +		if (cpu_is_xlp9xx()) {
 > +			val = ((node * nlm_threads_per_node()) << 7 |
 > +				PIC_PCIE_MSIX_IRQ(link) << 1 | 0 << 0);

Should this be..

			val = ((node * nlm_threads_per_node()) << 7 |
				PIC_PCIE_MSIX_IRQ(link) << 1);
			val &= ~(1 << 0);

perhaps ? because shifting a zero is a nop, as is ORing it.

	Dave
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ