| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 11 Jul 2014 14:46:16 +0800 From: Liu Hua <sdu.liu@...wei.com> To: <tglx@...utronix.de>, <jason@...edaemon.net>, <nicolas.pitre@...aro.org>, <linux@....linux.org.uk>, <will.deacon@....com>, <ebiederm@...ssion.com> CC: <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>, <wangnan0@...wei.com>, <liuxueliu.liu@...wei.com>, <peifeiyue@...wei.com>, <liusdu@...wei.com>, Liu Hua <sdu.liu@...wei.com> Subject: [RFC PATCH 1/2] irqchip: GIC: introduce ICPIDR2 register interface Peripheral ID2 Register provides a four-bit architecturally-defined architecture revision field. So we can identify the GIC verison from this register. It is useful sometimes. Signed-off-by: Liu Hua <sdu.liu@...wei.com> --- include/linux/irqchip/arm-gic.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/linux/irqchip/arm-gic.h b/include/linux/irqchip/arm-gic.h index 45e2d8c..872a562 100644 --- a/include/linux/irqchip/arm-gic.h +++ b/include/linux/irqchip/arm-gic.h @@ -38,6 +38,7 @@ #define GIC_DIST_SOFTINT 0xf00 #define GIC_DIST_SGI_PENDING_CLEAR 0xf10 #define GIC_DIST_SGI_PENDING_SET 0xf20 +#define GIC_DIST_ICPIDR2 0xfe8 #define GICH_HCR 0x0 #define GICH_VTR 0x4 -- 1.9.0 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists