lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:	Wed, 1 Apr 2015 08:19:16 +0100
From:	Lee Jones <lee.jones@...aro.org>
To:	Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Cc:	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1 1/1] mfd: lpc_ich: sort IDs (part 2)

On Tue, 31 Mar 2015, Andy Shevchenko wrote:

> The patch sorts IDs in the table for easier maintenance. There is no functional
> change.
> 
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
> ---
>  drivers/mfd/lpc_ich.c | 18 +++++++++---------
>  1 file changed, 9 insertions(+), 9 deletions(-)

Applied, thanks.

> diff --git a/drivers/mfd/lpc_ich.c b/drivers/mfd/lpc_ich.c
> index 8bd370a..12d960a 100644
> --- a/drivers/mfd/lpc_ich.c
> +++ b/drivers/mfd/lpc_ich.c
> @@ -616,11 +616,11 @@ static const struct pci_device_id lpc_ich_ids[] = {
>  	{ PCI_VDEVICE(INTEL, 0x2420), LPC_ICH0},
>  	{ PCI_VDEVICE(INTEL, 0x2440), LPC_ICH2},
>  	{ PCI_VDEVICE(INTEL, 0x244c), LPC_ICH2M},
> +	{ PCI_VDEVICE(INTEL, 0x2450), LPC_CICH},
>  	{ PCI_VDEVICE(INTEL, 0x2480), LPC_ICH3},
>  	{ PCI_VDEVICE(INTEL, 0x248c), LPC_ICH3M},
>  	{ PCI_VDEVICE(INTEL, 0x24c0), LPC_ICH4},
>  	{ PCI_VDEVICE(INTEL, 0x24cc), LPC_ICH4M},
> -	{ PCI_VDEVICE(INTEL, 0x2450), LPC_CICH},
>  	{ PCI_VDEVICE(INTEL, 0x24d0), LPC_ICH5},
>  	{ PCI_VDEVICE(INTEL, 0x25a1), LPC_6300ESB},
>  	{ PCI_VDEVICE(INTEL, 0x2640), LPC_ICH6},
> @@ -642,26 +642,26 @@ static const struct pci_device_id lpc_ich_ids[] = {
>  	{ PCI_VDEVICE(INTEL, 0x267d), LPC_631XESB},
>  	{ PCI_VDEVICE(INTEL, 0x267e), LPC_631XESB},
>  	{ PCI_VDEVICE(INTEL, 0x267f), LPC_631XESB},
> -	{ PCI_VDEVICE(INTEL, 0x27b8), LPC_ICH7},
>  	{ PCI_VDEVICE(INTEL, 0x27b0), LPC_ICH7DH},
> +	{ PCI_VDEVICE(INTEL, 0x27b8), LPC_ICH7},
>  	{ PCI_VDEVICE(INTEL, 0x27b9), LPC_ICH7M},
> -	{ PCI_VDEVICE(INTEL, 0x27bd), LPC_ICH7MDH},
>  	{ PCI_VDEVICE(INTEL, 0x27bc), LPC_NM10},
> +	{ PCI_VDEVICE(INTEL, 0x27bd), LPC_ICH7MDH},
>  	{ PCI_VDEVICE(INTEL, 0x2810), LPC_ICH8},
> +	{ PCI_VDEVICE(INTEL, 0x2811), LPC_ICH8ME},
>  	{ PCI_VDEVICE(INTEL, 0x2812), LPC_ICH8DH},
>  	{ PCI_VDEVICE(INTEL, 0x2814), LPC_ICH8DO},
>  	{ PCI_VDEVICE(INTEL, 0x2815), LPC_ICH8M},
> -	{ PCI_VDEVICE(INTEL, 0x2811), LPC_ICH8ME},
> -	{ PCI_VDEVICE(INTEL, 0x2918), LPC_ICH9},
> -	{ PCI_VDEVICE(INTEL, 0x2916), LPC_ICH9R},
>  	{ PCI_VDEVICE(INTEL, 0x2912), LPC_ICH9DH},
>  	{ PCI_VDEVICE(INTEL, 0x2914), LPC_ICH9DO},
> -	{ PCI_VDEVICE(INTEL, 0x2919), LPC_ICH9M},
> +	{ PCI_VDEVICE(INTEL, 0x2916), LPC_ICH9R},
>  	{ PCI_VDEVICE(INTEL, 0x2917), LPC_ICH9ME},
> -	{ PCI_VDEVICE(INTEL, 0x3a18), LPC_ICH10},
> +	{ PCI_VDEVICE(INTEL, 0x2918), LPC_ICH9},
> +	{ PCI_VDEVICE(INTEL, 0x2919), LPC_ICH9M},
> +	{ PCI_VDEVICE(INTEL, 0x3a14), LPC_ICH10DO},
>  	{ PCI_VDEVICE(INTEL, 0x3a16), LPC_ICH10R},
> +	{ PCI_VDEVICE(INTEL, 0x3a18), LPC_ICH10},
>  	{ PCI_VDEVICE(INTEL, 0x3a1a), LPC_ICH10D},
> -	{ PCI_VDEVICE(INTEL, 0x3a14), LPC_ICH10DO},
>  	{ PCI_VDEVICE(INTEL, 0x3b00), LPC_PCH},
>  	{ PCI_VDEVICE(INTEL, 0x3b01), LPC_PCHM},
>  	{ PCI_VDEVICE(INTEL, 0x3b02), LPC_P55},

-- 
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ