| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 14 Apr 2016 10:10:55 +0800
From: Elaine Zhang <zhangqing@...k-chips.com>
To: heiko@...ech.de, khilman@...libre.com, xf@...k-chips.com,
wxt@...k-chips.com
Cc: linux-arm-kernel@...ts.infradead.org, huangtao@...k-chips.com,
zyw@...k-chips.com, xxx@...k-chips.com, jay.xu@...k-chips.com,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org,
Elaine Zhang <zhangqing@...k-chips.com>
Subject: [PATCH v2 1/2] dt-bindings: modify document of Rockchip power domains
Add qos example for power domain which found on Rockchip SoCs.
These qos register description in TRMs
(rk3036, rk3228, rk3288, rk3366, rk3368, rk3399) looks the same.
Changes in v2:
No Changes.
Signed-off-by: Elaine Zhang <zhangqing@...k-chips.com>
---
Documentation/devicetree/bindings/soc/rockchip/power_domain.txt | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/Documentation/devicetree/bindings/soc/rockchip/power_domain.txt b/Documentation/devicetree/bindings/soc/rockchip/power_domain.txt
index 98085c888d65..6c571a40cd31 100644
--- a/Documentation/devicetree/bindings/soc/rockchip/power_domain.txt
+++ b/Documentation/devicetree/bindings/soc/rockchip/power_domain.txt
@@ -21,6 +21,13 @@ Required properties for power domain sub nodes:
- clocks (optional): phandles to clocks which need to be enabled while power domain
switches state.
+Qos Example:
+
+ qos_gpu: qos_gpu@...f0000 {
+ compatible ="syscon";
+ reg = <0x0 0xffaf0000 0x0 0x20>;
+ };
+
Example:
power: power-controller {
@@ -32,6 +39,7 @@ Example:
pd_gpu {
reg = <RK3288_PD_GPU>;
clocks = <&cru ACLK_GPU>;
+ pm_qos = <&qos_gpu>;
};
};
--
1.9.1
Powered by blists - more mailing lists