linux-kernel - Re: [PATCH] ARM: sti: Implement dummy L2 cache's write

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Tue, 28 Jun 2016 10:49:14 +0100
From:	Russell King - ARM Linux <linux@...linux.org.uk>
To:	patrice.chotard@...com
Cc:	linux-arm-kernel@...ts.infradead.org, kernel@...inux.com,
	linux-kernel@...r.kernel.org, peter.griffin@...aro.org,
	lee.jones@...aro.org
Subject: Re: [PATCH] ARM: sti: Implement dummy L2 cache's write_sec

On Tue, Jun 28, 2016 at 11:40:37AM +0200, patrice.chotard@...com wrote:
> From: Patrice Chotard <patrice.chotard@...com>
> 
> This patch implements the write_sec callback that handle PL310
> secure registers writes.
> This callback is just a stub for now, to avoid system crash.
> Later, it could handle SMC calls so that TZ handles the needed writes.

Is there much point having the L2 cache DT node enabled if you have
no support for the writes, which are required for the hardware to be
enabled?

-- 
RMK's Patch system: http://www.armlinux.org.uk/developer/patches/
FTTC broadband for 0.8mile line: currently at 9.6Mbps down 400kbps up
according to speedtest.net.