lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Thu, 21 Jul 2016 10:48:36 +0100
From:	Joao Pinto <Joao.Pinto@...opsys.com>
To:	helgaas@...nel.org, jingoohan1@...il.com
Cc:	linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
	jszhang@...vell.com, CARLOS.PALMINHA@...opsys.com,
	MiguelFalcao.Sousa@...opsys.com,
	Joao Pinto <Joao.Pinto@...opsys.com>
Subject: [PATCH 2/2] pcie-designware: add core version

The Core version information is available since version 4.70.
This patch adds to the driver the register and default value for new core
4.80 if needed in some future work.

Signed-off-by: Joao Pinto <jpinto@...opsys.com>
---
 drivers/pci/host/pcie-designware.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
index c673e6c..1f40288 100644
--- a/drivers/pci/host/pcie-designware.c
+++ b/drivers/pci/host/pcie-designware.c
@@ -34,6 +34,10 @@
 #define LINK_WAIT_IATU_MIN		9000
 #define LINK_WAIT_IATU_MAX		10000
 
+/* Core version (available from core 4.70) */
+#define PCIE_CORE_VERSION		0x8F8
+#define PCIE_CORE_VERSION_480A		0x3438302a
+
 /* Synopsys specific PCIE configuration registers */
 #define PCIE_PORT_LINK_CONTROL		0x710
 #define PORT_LINK_MODE_MASK		(0x3f << 16)
-- 
1.8.1.5

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ