linux-kernel - Re: [PATCH v3 2/2] ARM64: zynqmp: Add PCIe node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Fri, 19 Aug 2016 12:30:49 +0200
From:   Michal Simek <monstr@...str.eu>
To:     Michal Simek <michal.simek@...inx.com>,
        linux-arm-kernel@...ts.infradead.org,
        Rob Herring <robh+dt@...nel.org>
Cc:     Bharat Kumar Gogada <bharatku@...inx.com>,
        Sören Brinkmann <soren.brinkmann@...inx.com>,
        devicetree@...r.kernel.org, Alexander Graf <agraf@...e.de>,
        linux-kernel@...r.kernel.org, Will Deacon <will.deacon@....com>,
        Catalin Marinas <catalin.marinas@....com>,
        Mark Rutland <mark.rutland@....com>
Subject: Re: [PATCH v3 2/2] ARM64: zynqmp: Add PCIe node

On 9.8.2016 15:40, Michal Simek wrote:
> Add PCIe node with prefetchable memory which goes beyond 4GB.
> 
> Signed-off-by: Bharat Kumar Gogada <bharatku@...inx.com>
> Signed-off-by: Michal Simek <michal.simek@...inx.com>
> ---
> 
> Changes in v3:
> - New patch to show usage of 2/2 on main amba bus
> 
> Changes in v2: None
> 
>  arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 39 ++++++++++++++++++++++++++++++++++
>  1 file changed, 39 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index d24014765111..fbdd6ab98988 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -193,6 +193,45 @@
>  			#size-cells = <0>;
>  		};
>  
> +		pcie: pcie@...e0000 {
> +			compatible = "xlnx,nwl-pcie-2.11";
> +			status = "disabled";
> +			#address-cells = <3>;
> +			#size-cells = <2>;
> +			#interrupt-cells = <1>;
> +			msi-controller;
> +			device_type = "pci";
> +			interrupt-parent = <&gic>;
> +			interrupts = <0 118 4>,
> +				    <0 117 4>,
> +				    <0 116 4>,
> +				    <0 115 4>,	/* MSI_1 [63...32] */
> +				    <0 114 4>;	/* MSI_0 [31...0] */
> +			interrupt-names = "misc", "dummy", "intx",
> +					  "msi1", "msi0";
> +			msi-parent = <&pcie>;
> +			reg = <0x0 0xfd0e0000 0x0 0x1000>,
> +			      <0x0 0xfd480000 0x0 0x1000>,
> +			      <0x80 0x00000000 0x0 0x1000000>;
> +			reg-names = "breg", "pcireg", "cfg";
> +			ranges = <0x02000000 0x00000000 0xe0000000 0x00000000
> +				  0xe0000000 0x00000000 0x10000000
> +				  /* non-prefetchable memory */
> +				  0x43000000 0x00000006 0x00000000 0x00000006
> +				  0x00000000 0x00000002 0x00000000>;
> +				  /* prefetchable memory */
> +			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
> +			interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc 0x1>,
> +					<0x0 0x0 0x0 0x2 &pcie_intc 0x2>,
> +					<0x0 0x0 0x0 0x3 &pcie_intc 0x3>,
> +					<0x0 0x0 0x0 0x4 &pcie_intc 0x4>;
> +			pcie_intc: legacy-interrupt-controller {
> +				interrupt-controller;
> +				#address-cells = <0>;
> +				#interrupt-cells = <1>;
> +			};
> +		};
> +
>  		sata: ahci@...c0000 {
>  			compatible = "ceva,ahci-1v84";
>  			status = "disabled";
> 

Applied both.

Thanks,
Michal

-- 
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP SoCs




Download attachment "signature.asc" of type "application/pgp-signature" (199 bytes)