| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Sat, 3 Sep 2016 18:27:43 +0800
From: kbuild test robot <lkp@...el.com>
To: Paul Burton <paul.burton@...tec.com>
Cc: kbuild-all@...org, linux-mips@...ux-mips.org,
Ralf Baechle <ralf@...ux-mips.org>,
Paul Burton <paul.burton@...tec.com>,
Masahiro Yamada <yamada.masahiro@...ionext.com>,
Kees Cook <keescook@...omium.org>,
linux-kernel@...r.kernel.org,
Andrew Morton <akpm@...ux-foundation.org>
Subject: Re: [PATCH 05/12] MIPS: Malta: Use all available DDR by default
Hi Paul,
[auto build test ERROR on linus/master]
[also build test ERROR on v4.8-rc4 next-20160825]
[if your patch is applied to the wrong git tree, please drop us a note to help improve the system]
[Suggest to use git(>=2.9.0) format-patch --base=<commit> (or --base=auto for convenience) to record what (public, well-known) commit your patch series was built on]
[Check https://git-scm.com/docs/git-format-patch for more information]
url: https://github.com/0day-ci/linux/commits/Paul-Burton/Partial-MIPS-Malta-DT-conversion/20160903-000153
config: mips-malta_kvm_defconfig (attached as .config)
compiler: mipsel-linux-gnu-gcc (Debian 5.4.0-6) 5.4.0 20160609
reproduce:
wget https://git.kernel.org/cgit/linux/kernel/git/wfg/lkp-tests.git/plain/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# save the attached .config to linux build tree
make.cross ARCH=mips
Note: the linux-review/Paul-Burton/Partial-MIPS-Malta-DT-conversion/20160903-000153 HEAD c8f10f160bc7b6a6b2cd9162137dd9774b018092 builds fine.
It only hurts bisectibility.
All errors (new ones prefixed by >>):
arch/mips/mti-malta/malta-dtshim.c: In function 'malta_scon':
>> arch/mips/mti-malta/malta-dtshim.c:40:13: error: 'MIPS_REVISION_SCONID' undeclared (first use in this function)
int scon = MIPS_REVISION_SCONID;
^
arch/mips/mti-malta/malta-dtshim.c:40:13: note: each undeclared identifier is reported only once for each function it appears in
>> arch/mips/mti-malta/malta-dtshim.c:42:14: error: 'MIPS_REVISION_SCON_OTHER' undeclared (first use in this function)
if (scon != MIPS_REVISION_SCON_OTHER)
^
>> arch/mips/mti-malta/malta-dtshim.c:45:10: error: 'MIPS_REVISION_CORID' undeclared (first use in this function)
switch (MIPS_REVISION_CORID) {
^
>> arch/mips/mti-malta/malta-dtshim.c:46:7: error: 'MIPS_REVISION_CORID_QED_RM5261' undeclared (first use in this function)
case MIPS_REVISION_CORID_QED_RM5261:
^
>> arch/mips/mti-malta/malta-dtshim.c:47:7: error: 'MIPS_REVISION_CORID_CORE_LV' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_LV:
^
>> arch/mips/mti-malta/malta-dtshim.c:48:7: error: 'MIPS_REVISION_CORID_CORE_FPGA' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGA:
^
>> arch/mips/mti-malta/malta-dtshim.c:49:7: error: 'MIPS_REVISION_CORID_CORE_FPGAR2' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGAR2:
^
>> arch/mips/mti-malta/malta-dtshim.c:50:10: error: 'MIPS_REVISION_SCON_GT64120' undeclared (first use in this function)
return MIPS_REVISION_SCON_GT64120;
^
>> arch/mips/mti-malta/malta-dtshim.c:52:7: error: 'MIPS_REVISION_CORID_CORE_EMUL_BON' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_EMUL_BON:
^
>> arch/mips/mti-malta/malta-dtshim.c:53:7: error: 'MIPS_REVISION_CORID_BONITO64' undeclared (first use in this function)
case MIPS_REVISION_CORID_BONITO64:
^
>> arch/mips/mti-malta/malta-dtshim.c:54:7: error: 'MIPS_REVISION_CORID_CORE_20K' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_20K:
^
>> arch/mips/mti-malta/malta-dtshim.c:55:10: error: 'MIPS_REVISION_SCON_BONITO' undeclared (first use in this function)
return MIPS_REVISION_SCON_BONITO;
^
>> arch/mips/mti-malta/malta-dtshim.c:57:7: error: 'MIPS_REVISION_CORID_CORE_MSC' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_MSC:
^
>> arch/mips/mti-malta/malta-dtshim.c:58:7: error: 'MIPS_REVISION_CORID_CORE_FPGA2' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGA2:
^
>> arch/mips/mti-malta/malta-dtshim.c:59:7: error: 'MIPS_REVISION_CORID_CORE_24K' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_24K:
^
>> arch/mips/mti-malta/malta-dtshim.c:60:10: error: 'MIPS_REVISION_SCON_SOCIT' undeclared (first use in this function)
return MIPS_REVISION_SCON_SOCIT;
^
>> arch/mips/mti-malta/malta-dtshim.c:62:7: error: 'MIPS_REVISION_CORID_CORE_FPGA3' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGA3:
^
>> arch/mips/mti-malta/malta-dtshim.c:63:7: error: 'MIPS_REVISION_CORID_CORE_FPGA4' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGA4:
^
>> arch/mips/mti-malta/malta-dtshim.c:64:7: error: 'MIPS_REVISION_CORID_CORE_FPGA5' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_FPGA5:
^
>> arch/mips/mti-malta/malta-dtshim.c:65:7: error: 'MIPS_REVISION_CORID_CORE_EMUL_MSC' undeclared (first use in this function)
case MIPS_REVISION_CORID_CORE_EMUL_MSC:
^
vim +/MIPS_REVISION_SCONID +40 arch/mips/mti-malta/malta-dtshim.c
34 };
35
36 #define MAX_MEM_ARRAY_ENTRIES 2
37
38 static __init int malta_scon(void)
39 {
> 40 int scon = MIPS_REVISION_SCONID;
41
> 42 if (scon != MIPS_REVISION_SCON_OTHER)
43 return scon;
44
> 45 switch (MIPS_REVISION_CORID) {
> 46 case MIPS_REVISION_CORID_QED_RM5261:
> 47 case MIPS_REVISION_CORID_CORE_LV:
> 48 case MIPS_REVISION_CORID_CORE_FPGA:
> 49 case MIPS_REVISION_CORID_CORE_FPGAR2:
> 50 return MIPS_REVISION_SCON_GT64120;
51
> 52 case MIPS_REVISION_CORID_CORE_EMUL_BON:
> 53 case MIPS_REVISION_CORID_BONITO64:
> 54 case MIPS_REVISION_CORID_CORE_20K:
> 55 return MIPS_REVISION_SCON_BONITO;
56
> 57 case MIPS_REVISION_CORID_CORE_MSC:
> 58 case MIPS_REVISION_CORID_CORE_FPGA2:
> 59 case MIPS_REVISION_CORID_CORE_24K:
> 60 return MIPS_REVISION_SCON_SOCIT;
61
> 62 case MIPS_REVISION_CORID_CORE_FPGA3:
> 63 case MIPS_REVISION_CORID_CORE_FPGA4:
> 64 case MIPS_REVISION_CORID_CORE_FPGA5:
> 65 case MIPS_REVISION_CORID_CORE_EMUL_MSC:
66 default:
> 67 return MIPS_REVISION_SCON_ROCIT;
68 }
69 }
70
---
0-DAY kernel test infrastructure Open Source Technology Center
https://lists.01.org/pipermail/kbuild-all Intel Corporation
Download attachment ".config.gz" of type "application/octet-stream" (17863 bytes)
Powered by blists - more mailing lists