linux-kernel - RE: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 8 Sep 2016 10:57:34 +0000
From:   "S.H. Xie" <shaohui.xie@....com>
To:     Shawn Guo <shawnguo@...nel.org>
CC:     "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "mark.rutland@....com" <mark.rutland@....com>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "catalin.marinas@....com" <catalin.marinas@....com>,
        "will.deacon@....com" <will.deacon@....com>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "arnd@...db.de" <arnd@...db.de>
Subject: RE: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some
 SoC-specific devices

> -----Original Message-----
> From: Shawn Guo [mailto:shawnguo@...nel.org]
> Sent: Thursday, September 08, 2016 10:30 AM
> To: shh.xie@...il.com
> Cc: devicetree@...r.kernel.org; robh+dt@...nel.org; mark.rutland@....com;
> linux-arm-kernel@...ts.infradead.org; catalin.marinas@....com;
> will.deacon@....com; linux-kernel@...r.kernel.org; S.H. Xie
> <shaohui.xie@....com>; arnd@...db.de
> Subject: Re: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-
> specific devices
> 
> On Mon, Sep 05, 2016 at 06:01:29PM +0800, shh.xie@...il.com wrote:
> > From: Shaohui Xie <Shaohui.Xie@....com>
> >
> > SCFG and DCFG are SoC-specific devices can be found on SoCs like
> > LS1021A, LS1043A and LS1046A, this patch updates bindings for SCFG and
> > DCFG to reflect more SoCs.
> >
> > Signed-off-by: Shaohui Xie <Shaohui.Xie@....com>
> > ---
> > changes in V2:
> > new patch.
> >
> >  Documentation/devicetree/bindings/arm/fsl.txt | 12 +++++++++---
> >  1 file changed, 9 insertions(+), 3 deletions(-)
> >
> > diff --git a/Documentation/devicetree/bindings/arm/fsl.txt
> > b/Documentation/devicetree/bindings/arm/fsl.txt
> > index dbbc095..6f92d0b 100644
> > --- a/Documentation/devicetree/bindings/arm/fsl.txt
> > +++ b/Documentation/devicetree/bindings/arm/fsl.txt
> > @@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings
> > Required root node compatible properties:
> >    - compatible = "fsl,ls1021a";
> >
> > -Freescale LS1021A SoC-specific Device Tree Bindings
> > +Freescale SoC-specific Device Tree Bindings
> >  -------------------------------------------
> >
> >  Freescale SCFG
> > @@ -105,7 +105,10 @@ Freescale SCFG
> >  configuration and status registers for the chip. Such as getting PEX
> > port  status.
> >    Required properties:
> > -  - compatible: should be "fsl,ls1021a-scfg"
> > +  - compatible: Should contain a chip-specific compatible string,
> > +	Chip-specific strings are of the form "fsl,<chip>-scfg", such as:
> > +	"fsl,ls1021a-scfg"
> 
> Per Documentation/devicetree/bindings/submitting-patches.txt, the known values
> of "<chip>" should be documented.
Will add the supported chips in next version.

Thank you!

Shaohui