| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 5 Oct 2016 17:07:46 +0200
From: Neil Armstrong <narmstrong@...libre.com>
To: sboyd@...eaurora.org
Cc: Neil Armstrong <narmstrong@...libre.com>,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-clk@...r.kernel.org, linux-oxnas@...ts.tuxfamily.org
Subject: [PATCH 0/6] clk: oxnas: Rework driver to add support for OX820
In order to to support the Oxford Semiconductor OX820 Soc clock gates,
rework the original driver with a structure inspired from the Qcom or Meson
drivers and using the new devm_clk_hw_register() call.
The first patches add dt-bindings include file to clarify the clock indices.
In future work, OX820 PLLs should also be handled by this driver.
Neil Armstrong (6):
clk: oxnas: Add dt-bindings include file for OX810SE
clk: oxnas: Add dt-bindings include file for OX820
clk: oxnas: Rename to clk_oxnas_gate
clk: oxnas: Refactor to make use of devm_clk_hw_register()
clk: oxnas: Add OX820 Gate clocks
dt-bindings: clk: oxnas,stdclk: Add OX820 bindings
.../devicetree/bindings/clock/oxnas,stdclk.txt | 19 +-
drivers/clk/clk-oxnas.c | 232 ++++++++++++++-------
include/dt-bindings/clock/oxsemi,ox810se.h | 30 +++
include/dt-bindings/clock/oxsemi,ox820.h | 40 ++++
4 files changed, 231 insertions(+), 90 deletions(-)
create mode 100644 include/dt-bindings/clock/oxsemi,ox810se.h
create mode 100644 include/dt-bindings/clock/oxsemi,ox820.h
--
2.7.0
Powered by blists - more mailing lists