linux-kernel - Re: [PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image Processing Suite

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 14 Aug 2017 02:27:15 +0000
From:   "Ong, Hean Loong" <hean.loong.ong@...el.com>
To:     "rdunlap@...radead.org" <rdunlap@...radead.org>,
        "dinguyen@...nel.org" <dinguyen@...nel.org>,
        "Vetter, Daniel" <daniel.vetter@...el.com>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "laurent.pinchart@...asonboard.com" 
        <laurent.pinchart@...asonboard.com>
CC:     "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "dri-devel@...ts.freedesktop.org" <dri-devel@...ts.freedesktop.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>
Subject: Re: [PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image
 Processing Suite

On Fri, 2017-08-11 at 08:21 -0700, Randy Dunlap wrote:
> On 08/10/2017 11:49 PM, Hean-Loong, Ong wrote:
> > 
> > diff --git a/drivers/gpu/drm/ivip/Kconfig
> > b/drivers/gpu/drm/ivip/Kconfig
> > new file mode 100644
> > index 0000000..398c9ab
> > --- /dev/null
> > +++ b/drivers/gpu/drm/ivip/Kconfig
> > @@ -0,0 +1,14 @@
> > +config DRM_IVIP
> > +        tristate "Intel FGPA Video and Image Processing"
> > +        depends on DRM && OF
> > +        select DRM_GEM_CMA_HELPER
> > +        select DRM_KMS_HELPER
> > +        select DRM_KMS_FB_HELPER
> > +        select DRM_KMS_CMA_HELPER
> > +        help
> > +            Choose this option if you have a Intel FPGA Arria 10
> > system
>                                               an
> 
> > 
> > +            and above with an Intel Display Port IP. This does not
> > support
> > +            legacy Intel FPGA Cyclone V display port. Currently
> > only single
> > +            frame buffer is supported. Note that ACPI and X_86
> > architecture
> > +            is not supported for Arria10.If M is selected the
> > module will be
>                                     Arria10. If M is
> 
> > 
> > +            called ivip.
> All of the help text should be indented with one tab + 2 spaces
> according to coding-style.rst.
> 
> 
Noted.