lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 16 Aug 2017 02:38:46 +0200 From: Andreas Färber <afaerber@...e.de> To: Philipp Zabel <p.zabel@...gutronix.de>, linux-arm-kernel@...ts.infradead.org Cc: linux-kernel@...r.kernel.org, Roc He <hepeng@...oo.tv>, 蒋丽琴 <jiang.liqin@...iatech.com>, Andreas Färber <afaerber@...e.de>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Catalin Marinas <catalin.marinas@....com>, Will Deacon <will.deacon@....com>, devicetree@...r.kernel.org Subject: [PATCH 4/5] arm64: dts: realtek: Add RTD1295 UART resets Associate the UART nodes with the corresponding reset controller bits. Signed-off-by: Andreas Färber <afaerber@...e.de> --- arch/arm64/boot/dts/realtek/rtd1295.dtsi | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm64/boot/dts/realtek/rtd1295.dtsi b/arch/arm64/boot/dts/realtek/rtd1295.dtsi index 9f1dcd1fa8b3..e777200d84b9 100644 --- a/arch/arm64/boot/dts/realtek/rtd1295.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1295.dtsi @@ -123,6 +123,7 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <27000000>; + resets = <&iso_reset 8>; status = "disabled"; }; @@ -132,6 +133,7 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + resets = <&reset2 28>; status = "disabled"; }; @@ -141,6 +143,7 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + resets = <&reset2 27>; status = "disabled"; }; -- 2.12.3
Powered by blists - more mailing lists