lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 7 Jan 2018 20:17:06 -0600 From: David Lechner <david@...hnology.com> To: linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Cc: Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...eaurora.org>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Sekhar Nori <nsekhar@...com>, Kevin Hilman <khilman@...nel.org>, Adam Ford <aford173@...il.com>, linux-kernel@...r.kernel.org, David Lechner <david@...hnology.com> Subject: [PATCH v5 07/44] clk: davinci: Add platform information for TI DM644x PLL This adds platform-specific declarations for the PLL clocks on TI DaVinci 644x based systems. Signed-off-by: David Lechner <david@...hnology.com> --- drivers/clk/davinci/Makefile | 1 + drivers/clk/davinci/pll-dm644x.c | 41 ++++++++++++++++++++++++++++++++++++++++ include/linux/clk/davinci.h | 1 + 3 files changed, 43 insertions(+) create mode 100644 drivers/clk/davinci/pll-dm644x.c diff --git a/drivers/clk/davinci/Makefile b/drivers/clk/davinci/Makefile index 353aa02..59d8ab6 100644 --- a/drivers/clk/davinci/Makefile +++ b/drivers/clk/davinci/Makefile @@ -6,4 +6,5 @@ obj-$(CONFIG_ARCH_DAVINCI_DA830) += pll-da830.o obj-$(CONFIG_ARCH_DAVINCI_DA850) += pll-da850.o obj-$(CONFIG_ARCH_DAVINCI_DM355) += pll-dm355.o obj-$(CONFIG_ARCH_DAVINCI_DM365) += pll-dm365.o +obj-$(CONFIG_ARCH_DAVINCI_DM644x) += pll-dm644x.o endif diff --git a/drivers/clk/davinci/pll-dm644x.c b/drivers/clk/davinci/pll-dm644x.c new file mode 100644 index 0000000..b0d0373 --- /dev/null +++ b/drivers/clk/davinci/pll-dm644x.c @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PLL clock descriptions for TI DM644X + * + * Copyright (C) 2017 David Lechner <david@...hnology.com> + */ + +#include <linux/init.h> +#include <linux/types.h> + +#include "pll.h" + +static const struct davinci_pll_divclk_info dm644x_pll1_divclk_info[] __initconst = { + DIVCLK(1, pll1_sysclk1, pll1, DIVCLK_FIXED_DIV), + DIVCLK(2, pll1_sysclk2, pll1, DIVCLK_FIXED_DIV), + DIVCLK(3, pll1_sysclk3, pll1, DIVCLK_FIXED_DIV), + DIVCLK(5, pll1_sysclk5, pll1, DIVCLK_FIXED_DIV), + { } +}; + +static const struct davinci_pll_divclk_info dm644x_pll2_divclk_info[] __initconst = { + DIVCLK(1, pll2_sysclk1, pll2, 0), + DIVCLK(2, pll2_sysclk2, pll2, 0), + { } +}; + +void __init dm644x_pll_clk_init(void __iomem *pll1, void __iomem *pll2) +{ + const struct davinci_pll_divclk_info *info; + + davinci_pll_clk_register("pll1", "ref_clk", pll1); + for (info = dm644x_pll1_divclk_info; info->name; info++) + davinci_pll_divclk_register(info, pll1); + davinci_pll_aux_clk_register("pll1_aux_clk", "ref_clk", pll1); + davinci_pll_bpdiv_clk_register("pll1_sysclkbp", "ref_clk", pll1); + + davinci_pll_clk_register("pll2", "ref_clk", pll2); + for (info = dm644x_pll2_divclk_info; info->name; info++) + davinci_pll_divclk_register(info, pll2); + davinci_pll_bpdiv_clk_register("pll2_sysclkbp", "ref_clk", pll2); +} diff --git a/include/linux/clk/davinci.h b/include/linux/clk/davinci.h index 5bf60a7..535990a 100644 --- a/include/linux/clk/davinci.h +++ b/include/linux/clk/davinci.h @@ -13,5 +13,6 @@ void da830_pll_clk_init(void __iomem *pll); void da850_pll_clk_init(void __iomem *pll0, void __iomem *pll1); void dm355_pll_clk_init(void __iomem *pll1, void __iomem *pll2); void dm365_pll_clk_init(void __iomem *pll1, void __iomem *pll2); +void dm644x_pll_clk_init(void __iomem *pll1, void __iomem *pll2); #endif /* __LINUX_CLK_DAVINCI_H__ */ -- 2.7.4
Powered by blists - more mailing lists