linux-kernel - RE: [RFC PATCH 2/2] drivers: clk: Add ZynqMP clock driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Wed, 10 Jan 2018 20:15:09 +0000
From:   Jolly Shah <JOLLYS@...inx.com>
To:     Philippe Ombredanne <pombredanne@...b.com>
CC:     Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...eaurora.org>,
        Michal Simek <michal.simek@...inx.com>,
        "linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
        "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@...ts.infradead.org>,
        LKML <linux-kernel@...r.kernel.org>,
        Rajan Vaja <RAJANV@...inx.com>,
        Tejas Patel <TEJASP@...inx.com>,
        "Shubhrajyoti Datta" <shubhraj@...inx.com>
Subject: RE: [RFC PATCH 2/2] drivers: clk: Add ZynqMP clock driver

Hi Philippe,
Thanks for the review.
Will fix all SPDX tags in next version.

Thanks,
Jolly Shah

> -----Original Message-----
> From: Philippe Ombredanne [mailto:pombredanne@...b.com]
> Sent: Tuesday, January 09, 2018 4:53 AM
> To: Jolly Shah <JOLLYS@...inx.com>
> Cc: Michael Turquette <mturquette@...libre.com>; Stephen Boyd
> <sboyd@...eaurora.org>; Michal Simek <michal.simek@...inx.com>; linux-
> clk@...r.kernel.org; moderated list:ARM/FREESCALE IMX / MXC ARM
> ARCHITECTURE <linux-arm-kernel@...ts.infradead.org>; LKML <linux-
> kernel@...r.kernel.org>; Jolly Shah <JOLLYS@...inx.com>; Rajan Vaja
> <RAJANV@...inx.com>; Tejas Patel <TEJASP@...inx.com>; Shubhrajyoti Datta
> <shubhraj@...inx.com>
> Subject: Re: [RFC PATCH 2/2] drivers: clk: Add ZynqMP clock driver
> 
> Jolly,
> 
> On Mon, Jan 8, 2018 at 11:16 PM, Jolly Shah <jolly.shah@...inx.com> wrote:
> > This patch adds CCF compliant clock driver for ZynqMP.
> > Clock driver queries supported clock information from
> > firmware and regiters pll and output clocks with CCF.
> >
> > Signed-off-by: Jolly Shah <jollys@...inx.com>
> > Signed-off-by: Rajan Vaja <rajanv@...inx.com>
> > Signed-off-by: Tejas Patel <tejasp@...inx.com>
> > Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@...inx.com>
> > ---
> 
> <snip>
> 
> 
> >  .../devicetree/bindings/clock/zynq_mpsoc.txt       | 163 +++++
> >  drivers/clk/Kconfig                                |   1 +
> >  drivers/clk/Makefile                               |   1 +
> >  drivers/clk/zynqmp/Kconfig                         |   8 +
> >  drivers/clk/zynqmp/Makefile                        |   3 +
> >  drivers/clk/zynqmp/clk-gate-zynqmp.c               | 158 +++++
> >  drivers/clk/zynqmp/clk-mux-zynqmp.c                | 190 ++++++
> >  drivers/clk/zynqmp/clkc.c                          | 707 +++++++++++++++++++++
> >  drivers/clk/zynqmp/divider.c                       | 239 +++++++
> >  drivers/clk/zynqmp/pll.c                           | 384 +++++++++++
> >  include/linux/clk/zynqmp.h                         |  46 ++
> >  11 files changed, 1900 insertions(+)
> >  create mode 100644
> Documentation/devicetree/bindings/clock/zynq_mpsoc.txt
> >  create mode 100644 drivers/clk/zynqmp/Kconfig
> >  create mode 100644 drivers/clk/zynqmp/Makefile
> >  create mode 100644 drivers/clk/zynqmp/clk-gate-zynqmp.c
> >  create mode 100644 drivers/clk/zynqmp/clk-mux-zynqmp.c
> >  create mode 100644 drivers/clk/zynqmp/clkc.c
> >  create mode 100644 drivers/clk/zynqmp/divider.c
> >  create mode 100644 drivers/clk/zynqmp/pll.c
> >  create mode 100644 include/linux/clk/zynqmp.h
> >