linux-kernel - Re: [PATCH v2 13/13] ARM: dts: ipq8074: Enable few peripherals for hk01 board

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 16 Mar 2018 18:13:06 +0530
From:   Sricharan R <sricharan@...eaurora.org>
To:     Abhishek Sahu <absahu@...eaurora.org>
Cc:     robh+dt@...nel.org, robh@...nel.org, mark.rutland@....com,
        linux@...linux.org.uk, andy.gross@...aro.org,
        david.brown@...aro.org, catalin.marinas@....com,
        will.deacon@....com, sboyd@...eaurora.org,
        bjorn.andersson@...aro.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org
Subject: Re: [PATCH v2 13/13] ARM: dts: ipq8074: Enable few peripherals for
 hk01 board

Hi Abhishek,

On 3/16/2018 4:27 PM, Abhishek Sahu wrote:
> On 2018-03-16 15:08, Sricharan R wrote:
>> Signed-off-by: Sricharan R <sricharan@...eaurora.org>
>> ---
>>  arch/arm64/boot/dts/qcom/ipq8074-hk01.dts | 103 ++++++++++++++++++++++++++++++
>>  1 file changed, 103 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
>> b/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
>> index 6a838b5..81dff867 100644
>> --- a/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
>> +++ b/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
>> @@ -21,6 +21,7 @@
>>
>>      aliases {
>>          serial0 = &blsp1_uart5;
>> +        serial1 = &serial_blsp2;
>>      };
>>
>>      chosen {
>> @@ -41,6 +42,47 @@
>>                      bias-disable;
>>                  };
>>              };
>> +
>> +             i2c_0_pins: i2c_0_pinmux {
>> +                  mux {
>> +                       pins = "gpio42", "gpio43";
>> +                       function = "blsp1_i2c";
>> +                       drive-strength = <8>;
>> +                       bias-disable;
>> +                  };
>> +             };
>> +
>> +             spi_0_pins: spi_0_pins {
>> +                  mux {
>> +                       pins = "gpio38", "gpio39", "gpio40", "gpio41";
>> +                       function = "blsp0_spi";
>> +                       drive-strength = <8>;
>> +                       bias-disable;
>> +                  };
>> +             };
>> +
>> +             hsuart_pins: hsuart_pins {
>> +                  mux {
>> +                       pins = "gpio46", "gpio47", "gpio48", "gpio49";
>> +                       function = "blsp2_uart";
>> +                       drive-strength = <8>;
>> +                       bias-disable;
>> +                  };
>> +             };
>> +
>> +             qpic_pins: qpic_pins {
>> +                mux {
>> +                       pins = "gpio1", "gpio3", "gpio4",
>> +                          "gpio5", "gpio6", "gpio7",
>> +                          "gpio8", "gpio10", "gpio11",
>> +                          "gpio12", "gpio13", "gpio14",
>> +                          "gpio15", "gpio16", "gpio17";
>> +                       function = "qpic";
>> +                       drive-strength = <8>;
>> +                       bias-disable;
>> +                  };
>> +            };
>> +
>>          };
>>
>>          serial@...3000 {
>> @@ -48,5 +90,66 @@
>>              pinctrl-names = "default";
>>              status = "ok";
>>          };
>> +
>> +        spi@...5000 {
>> +             pinctrl-0 = <&spi_0_pins>;
>> +             pinctrl-names = "default";
>> +             status = "ok";
>> +
>> +             m25p80@0 {
>> +                  #address-cells = <1>;
>> +                  #size-cells = <1>;
>> +                  compatible = "n25q128a11", "jedec,spi-nor";
>> +                  reg = <0>;
>> +                  spi-max-frequency = <50000000>;
>> +             };
>> +        };
>> +
>> +        serial@...1000 {
> 
>  s/78B1000/78b1000
> 
>  With that,
>  Reviewed-by: Abhishek Sahu <absahu@...eaurora.org>
> 

 ok, Thanks.

Regards,
 Sricharan

-- 
"QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation