lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Tue, 17 Apr 2018 16:44:32 +0800
From:   David Wang <davidwang@...oxin.com>
To:     'Christoph Hellwig' <hch@...radead.org>
CC:     <tglx@...utronix.de>, <mingo@...hat.com>, <hpa@...or.com>,
        <gregkh@...uxfoundation.org>, <x86@...nel.org>,
        <linux-kernel@...r.kernel.org>, <brucechang@...-alliance.com>,
        <cooperyan@...oxin.com>, <qiyuanwang@...oxin.com>,
        <benjaminpan@...tech.com>, <lukelin@...cpu.com>,
        <timguo@...oxin.com>
Subject: Re: [PATCH] x86/dma-mapping: override via_no_dac for new VIA PCI bridges



> -----邮件原件-----
> 发件人: Christoph Hellwig [mailto:hch@...radead.org]
> 发送时间: 2018年4月16日 20:34
> 收件人: David Wang <davidwang@...oxin.com>
> 抄送: tglx@...utronix.de; mingo@...hat.com; hpa@...or.com;
> gregkh@...uxfoundation.org; x86@...nel.org; linux-
> kernel@...r.kernel.org; brucechang@...-alliance.com;
> cooperyan@...oxin.com; qiyuanwang@...oxin.com;
> benjaminpan@...tech.com; lukelin@...cpu.com; timguo@...oxin.com
> 主题: Re: [PATCH] x86/dma-mapping: override via_no_dac for new VIA PCI
> bridges
> 
> On Mon, Apr 16, 2018 at 05:26:56PM +0800, David Wang wrote:
> > PCI bridges integrated in new VIA chipset/SoC have no DAC issue.
> > Enable DAC for the platforms with these chipset/SoC can improve DMA
> > performance about 20% when DRAM size > 4GB.
> >
> 
> So we get an exception to an exception?  Is there any way to figure out
the
> PCI IDs actually affected?
Yes.

Do you mean we should list the PCI IDs of the PCI bridges which have no DAC
issue?
There are lots of PCI bridges(PCIE root ports) in our new chipsets/SoCs. And
no DMA issues found. 
So, we only want to recognize the chipset/SoC by reading VID/DID of Bus 0,
Device 17, function 0.

Thx.
---
David



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ