linux-kernel - Re: [PATCH v4 2/5] arm64: dts: mt2712: add pintcrl device node.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Tue, 17 Apr 2018 16:31:54 +0200
From:   Matthias Brugger <matthias.bgg@...il.com>
To:     Zhiyong Tao <zhiyong.tao@...iatek.com>, robh+dt@...nel.org,
        linus.walleij@...aro.org, mark.rutland@....com
Cc:     srv_heupstream@...iatek.com, liguo.zhang@...iatek.com,
        yingjoe.chen@...iatek.com, hongkun.cao@...iatek.com,
        biao.huang@...iatek.com, yt.shen@...iatek.com,
        hongzhou.yang@...iatek.com, erin.lo@...iatek.com,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        linux-mediatek@...ts.infradead.org, linux-gpio@...r.kernel.org
Subject: Re: [PATCH v4 2/5] arm64: dts: mt2712: add pintcrl device node.



On 03/22/2018 03:58 AM, Zhiyong Tao wrote:
> This patch adds pintcrl device node for mt2712.
> 
> Signed-off-by: Zhiyong Tao <zhiyong.tao@...iatek.com>
> ---

Applied to v4.17-next/dts64

Thanks!

>  arch/arm64/boot/dts/mediatek/mt2712e.dtsi | 18 ++++++++++++++++++
>  1 file changed, 18 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> index d7688bc..fb3b051 100644
> --- a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> @@ -9,6 +9,7 @@
>  #include <dt-bindings/interrupt-controller/irq.h>
>  #include <dt-bindings/interrupt-controller/arm-gic.h>
>  #include <dt-bindings/power/mt2712-power.h>
> +#include "mt2712-pinfunc.h"
>  
>  / {
>  	compatible = "mediatek,mt2712";
> @@ -258,6 +259,23 @@
>  		#clock-cells = <1>;
>  	};
>  
> +	syscfg_pctl_a: syscfg_pctl_a@...05000 {
> +		compatible = "mediatek,mt2712-pctl-a-syscfg", "syscon";
> +		reg = <0 0x10005000 0 0x1000>;
> +	};
> +
> +	pio: pinctrl@...05000 {
> +		compatible = "mediatek,mt2712-pinctrl";
> +		reg = <0 0x1000b000 0 0x1000>;
> +		mediatek,pctl-regmap = <&syscfg_pctl_a>;
> +		pins-are-numbered;
> +		gpio-controller;
> +		#gpio-cells = <2>;
> +		interrupt-controller;
> +		#interrupt-cells = <2>;
> +		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
> +	};
> +
>  	scpsys: scpsys@...06000 {
>  		compatible = "mediatek,mt2712-scpsys", "syscon";
>  		#power-domain-cells = <1>;
>