linux-kernel - Re: [PATCH v1] clk: mediatek: correct the clocks for MT2701 HDMI PHY module

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Tue, 15 May 2018 15:19:02 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     Ryder Lee <ryder.lee@...iatek.com>
Cc:     Matthias Brugger <matthias.bgg@...il.com>,
        chunhui dai <chunhui.dai@...iatek.com>,
        linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        linux-mediatek@...ts.infradead.org,
        Ryder Lee <ryder.lee@...iatek.com>
Subject: Re: [PATCH v1] clk: mediatek: correct the clocks for MT2701 HDMI PHY module

Quoting Ryder Lee (2018-04-17 05:30:27)
> The hdmitx_dig_cts clock signal is not a child of clk26m,
> and the actual output of the PLL block is derived from
> the tvdpll via a configurable PLL post-divider.
> 
> It is used as the PLL reference input to the HDMI PHY module.
> 
> Fixes: e9862118272a ("clk: mediatek: Add MT2701 clock support")
> Signed-off-by: Chunhui Dai <chunhui.dai@...iatek.com>
> Signed-off-by: Ryder Lee <ryder.lee@...iatek.com>
> ---

Applied to clk-next