lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sat, 17 Feb 2018 23:32:29 +0100 From: Andrew Lunn <andrew@...n.ch> To: Paul Burton <paul.burton@...s.com> Cc: netdev@...r.kernel.org, Hassan Naveed <hassan.naveed@...s.com>, Matt Redfearn <matt.redfearn@...s.com>, "David S . Miller" <davem@...emloft.net>, linux-mips@...ux-mips.org, Mark Rutland <mark.rutland@....com>, Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org Subject: Re: [PATCH v5 03/14] dt-bindings: net: Document Intel pch_gbe binding > @@ -0,0 +1,25 @@ > +Intel Platform Controller Hub (PCH) GigaBit Ethernet (GBE) > + > +Required properties: > +- compatible: Should be the PCI vendor & device ID, eg. "pci8086,8802". > +- reg: Should be a PCI device number as specified by the PCI bus > + binding to IEEE Std 1275-1994. > +- phy-reset-gpios: Should be a GPIO list containing a single GPIO that > + resets the attached PHY when active. > + Hi Paul Please see Documentation/devicetree/bindings/net/phy.txt. In particular: reset-gpios: The GPIO phandle and specifier for the PHY reset signal. You should be conforming to the existing binding. Andrew
Powered by blists - more mailing lists