| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <200608020021.47623.ak@suse.de> Date: Wed, 2 Aug 2006 00:21:47 +0200 From: Andi Kleen <ak@...e.de> To: discuss@...-64.org, sergio@...giomb.no-ip.org Cc: torvalds@...l.org, linux-kernel@...r.kernel.org, "Siddha, Suresh B" <suresh.b.siddha@...el.com> Subject: Re: [discuss] Re: [PATCH for 2.6.18] [2/8] x86_64: On Intel systems when CPU has C3 don't use TSC On Wednesday 02 August 2006 00:06, Sergio Monteiro Basto wrote: > On Tue, 2006-08-01 at 23:56 +0200, Andi Kleen wrote: > > Lost timer ticks print a rip. Do you have some samples? Can you send dmesg with the following patch applied too? cc'ing Suresh because he might have an explanation too then. -Andi Index: linux-2.6.18-rc3-work/arch/x86_64/kernel/smpboot.c =================================================================== --- linux-2.6.18-rc3-work.orig/arch/x86_64/kernel/smpboot.c +++ linux-2.6.18-rc3-work/arch/x86_64/kernel/smpboot.c @@ -345,7 +345,7 @@ static void __cpuinit tsc_sync_wait(void * mess up a possible perfect synchronization with a * not-quite-perfect algorithm. */ - if (notscsync || !cpu_has_tsc || !unsynchronized_tsc()) + if (0 && (notscsync || !cpu_has_tsc || !unsynchronized_tsc())) return; sync_tsc(0); } - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists