[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20061019.155939.48528489.davem@davemloft.net>
Date: Thu, 19 Oct 2006 15:59:39 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: ralf@...ux-mips.org
Cc: nickpiggin@...oo.com.au, torvalds@...l.org, akpm@...l.org,
linux-kernel@...r.kernel.org, anemo@....ocn.ne.jp
Subject: Re: [PATCH 1/3] Fix COW D-cache aliasing on fork
From: Ralf Baechle <ralf@...ux-mips.org>
Date: Thu, 19 Oct 2006 19:13:46 +0100
> That would require changing the order of cache flush and tlb flush.
> To keep certain architectures that require a valid translation in
> the TLB the cacheflush has to be done first. Not sure if those
> architectures need a writeable mapping for dirty cachelines - I
> think hypersparc was one of them.
There just has to be "a mapping" in the TLB so that the L2 cache can
translate the virtual address to a physical one for the writeback to
main memory.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists