[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1165865908.8103.30.camel@imap.mvista.com>
Date: Mon, 11 Dec 2006 11:38:28 -0800
From: Daniel Walker <dwalker@...sta.com>
To: Ingo Molnar <mingo@...e.hu>
Cc: tglx@...utronix.de, linux-kernel@...r.kernel.org
Subject: Re: [PATCH -rt][RESEND] fix preempt hardirqs on OMAP
On Mon, 2006-12-11 at 20:05 +0100, Ingo Molnar wrote:
> * Daniel Walker <dwalker@...sta.com> wrote:
>
> > + /*
> > + * Some boards will disable an interrupt when it
> > + * sets IRQ_PENDING . So we have to remove the flag
> > + * and re-enable to handle it.
> > + */
> > + if (desc->status & IRQ_PENDING) {
> > + desc->status &= ~IRQ_PENDING;
> > + if (desc->chip)
> > + desc->chip->enable(irq);
> > + goto restart;
> > + }
>
> what if the irq got disabled meanwhile? Also, chip->enable is a
> compatibility method, not something we should use in a flow handler.
I don't know how other arches deal with IRQ_PENDING, but ARM (OMAP at
least) disables the IRQ on IRQ_PENDING. The problem is that by threading
the IRQ we take some control away from the low level code, which needs
to be replaced.
I'm open to potentially removing the irq disable()->enable() cycle on
IRQ_PENDING if it's only done on OMAP. My feeling is that it's in other
ARM's which would make that change more invasive, but I haven't actually
researched that.
Daniel
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists