lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <m3slcw68vr.fsf@maximus.localdomain>
Date:	Fri, 23 Feb 2007 19:12:24 +0100
From:	Krzysztof Halasa <khc@...waw.pl>
To:	Udo van den Heuvel <udovdh@...all.nl>
Cc:	linux-kernel@...r.kernel.org
Subject: Re: PCI riser cards and PCI irq routing, etc

Udo van den Heuvel <udovdh@...all.nl> writes:

> I will try a different case with a different dual PCI riser card soon.
> This Morex riser has DN20-31 or so, so more options.

OTOH I wonder how do they use DN 21-31? The board uses lines AD11 to AD31
(21 lines) for selecting devices #0 - #20. 32-bit PCI bus has only 32
address/data lines :-)

Perhaps they mean AD20-AD31 lines = device #9 - #0x14=20? If that is
the case, you can try:
- their "DN30" = device 0x13 = 19, which is apparently what the VIA riser
  card does,
- their "DN21" = device 0xA = 10, which could work as well.

I'm afraid both would require (different) soldering.


It's possible that the riser card includes a bridge, though. A bridge
chip can select devices differently and thus it can handle 32 devices.
-- 
Krzysztof Halasa
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ