lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <200704281757.l3SHvUrs026921@smtp.corp.google.com>
Date:	Sat, 28 Apr 2007 10:57:19 -0700
From:	Rohit Seth <rohitseth@...gle.com>
To:	"'Nick Piggin'" <nickpiggin@...oo.com.au>
Cc:	"'Mike Stroyan'" <mike.stroyan@...com>,
	"'Andrew Morton'" <akpm@...ux-foundation.org>,
	"'Hugh Dickins'" <hugh@...itas.com>,
	"'Luck, Tony'" <tony.luck@...el.com>, <linux-ia64@...r.kernel.org>,
	<linux-kernel@...r.kernel.org>
Subject: RE: Fw: [PATCH] ia64: race flushing icache in do_no_page path

 

-----Original Message-----
From: Nick Piggin [mailto:nickpiggin@...oo.com.au] 
Sent: Friday, April 27, 2007 7:00 PM
To: rohitseth@...gle.com
Cc: Mike Stroyan; Andrew Morton; Hugh Dickins; Luck, Tony;
linux-ia64@...r.kernel.org; linux-kernel@...r.kernel.org
Subject: Re: Fw: [PATCH] ia64: race flushing icache in do_no_page path

Rohit Seth wrote:
> 
> 
>> You mean by user space? If so, then it is user space responsibility to 
>> do the appropriate operations (like flush icache in this case).

>No, I mean places that set PG_arch_1. flush_dcache_page. This can happen 
>for mapped pages in write, splice, install_arg_page looks questionable,
direct IO...


If a user is requesting kernel to do (for example) write on a page that is
already mapped with execute and write permissions then it should be treated
as if the user space is doing modifications to that page.  There is no
change in protections so lazy_prot_mmu_update shouldn't be called even
though PG_arch_1 is (I think) set.  Does it answer your concern?

>What if you were to say remove all the PG_arch_1 code, and do 
>something really simple like flush icache in 
>flush_dcache_page? Would performance suffer horribly?

On Itanium, I think it will have some performance penalty (horrible or not I
don't know) as you will be invalidating the caches more often.  And they
alsways look for last 0.1% performance that they can get.

-rohit

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ