[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20070520194801.6436597c.komurojun-mbn@nifty.com>
Date: Sun, 20 May 2007 19:48:01 +0900
From: Komuro <komurojun-mbn@...ty.com>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: linux-kernel@...r.kernel.org, mingo@...e.hu
Subject: Re: [SMP BUG] [clockevents: i386 drivers patch] introduces
irqbalance-does-not-work-properly problem
On Sun, 20 May 2007 09:09:16 +0200
Thomas Gleixner <tglx@...utronix.de> wrote:
> > Mr. Thomas Gleixner,
> > any idea to fix this problem?
>
> Which problem ?
The problem is CPU1 receives 38239 interrupt-16
but CPU0 receives only 15 interrupt-16
CPU0 should receive more interrupts.
CPU0 CPU1
0: 85 0 IO-APIC-edge timer
1: 0 698 IO-APIC-edge i8042
6: 0 5 IO-APIC-edge floppy
8: 0 1 IO-APIC-edge rtc
9: 0 0 IO-APIC-fasteoi acpi
12: 0 114 IO-APIC-edge i8042
14: 369 2281 IO-APIC-edge ide0
15: 0 24 IO-APIC-edge ide1
16: 15 38239 IO-APIC-fasteoi yenta, pcnet_cs <<< problem
17: 0 0 IO-APIC-fasteoi yenta
NMI: 0 0
LOC: 50548 50547
ERR: 0
MIS: 15503
Best Regards
Komuro
> On Sun, 2007-05-20 at 11:14 +0900, Komuro wrote:
> > Hi,
> >
> >
> > [clockevents: i386 drivers patch] introduces
> > irqbalance-does-not-work-properly problem.
>
> it disables irq balancing for IRQ0, but this does not affect any other
> interrupts. It is almost irrelevant as the PIT/HPET timer interrupt
> (irq0) is disabled anyway and the local apic timer is used.
>
> > > CPU0 CPU1
> > > 0: 85 0 IO-APIC-edge timer
>
> There is no interrupt happening after bootup, so balancing is not a
> problem here.
>
> > Mr. Thomas Gleixner,
> > any idea to fix this problem?
>
> Which problem ?
>
> tglx
>
>
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists