[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <D016D9D4-7F9F-4CA7-A955-71D07E96C7BF@kernel.crashing.org>
Date: Wed, 13 Jun 2007 01:26:33 -0500
From: Kumar Gala <galak@...nel.crashing.org>
To: linux-pci@...ey.karlin.mff.cuni.cz
Cc: Greg KH <gregkh@...e.de>,
Benjamin Herrenschmidt <benh@...nel.crashing.org>,
Linux Kernel Development <linux-kernel@...r.kernel.org>
Subject: PCI-Express root complex quirk in virtual P2P bridge
I was hoping to get some guidance on how to handle a quirk in how the
virtual P2P bridge works on some embedded PowerPC PCI-Express root
complex controllers. In the controllers I'm dealing with when we
change PCI_PRIMARY_BUS in pci_scan_bridge the ability to send config
cycles to the controller itself becomes effected. The controller
only sends config cycles internally if the bus # in the config cycle
matches the PCI_PRIMARY_BUS. We end up going from being 0 to 3 in
the particular setup and at the point we set PCI_PRIMARY_BUS to 3 we
are no longer able to send internal config cycles.
What we need is that either a quirk or pcibios code needs to get call
right after we set PCI_PRIMARY_BUS so we can fixup the bus number
relationship. I was wondering if anyone had suggestions on how best
to handle this.
thanks
- k
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists