[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20070626173806.GE5244@one.firstfloor.org>
Date: Tue, 26 Jun 2007 19:38:06 +0200
From: Andi Kleen <andi@...stfloor.org>
To: "Eric W. Biederman" <ebiederm@...ssion.com>
Cc: Andi Kleen <andi@...stfloor.org>,
Jesse Barnes <jesse.barnes@...el.com>,
linux-kernel@...r.kernel.org, akpm@...ux-foundation.org,
Justin Piszcz <jpiszcz@...idpixels.com>,
Yinghai Lu <yhlu.kernel@...il.com>
Subject: Re: [PATCH] trim memory not covered by WB MTRRs
On Tue, Jun 26, 2007 at 10:06:41AM -0600, Eric W. Biederman wrote:
> Andi Kleen <andi@...stfloor.org> writes:
>
> >> For the K7 and K8 cores AMD systems are exactly like Intel systems
> >> with respect to MTRRs (although AMD systems also have additional registers)
> >> For the K9 core (i.e. AMD socket F or the K8 with DDR2 support) there
> >
> > It's called K8RevE, not K9
>
> revF not revE. I think AMD was code-naming that K9 before the socket F
> part was released.
I didn't think so.
>
> revE was the last DDR rev of the K8 core.
RevE had a new memory remapping scheme (memory hoisting) at least, which
I think you refered to earlier. There might have been more changes in F.
-Andi
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists