| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <ec870ced0707091354y770e5a26y4493e2c935cb088e@mail.gmail.com> Date: Mon, 9 Jul 2007 22:54:25 +0200 From: "Pawel Dziepak" <hryssta@...il.com> To: "Renato S. Yamane" <renatoyamane@...dic.com.br> Cc: "Linux Kernel Mailing List" <linux-kernel@...r.kernel.org> Subject: Re: clocksource tsc unstable As far as i know Pentium M processors have dynamically changed clock speed (ofc to save power). That's why kernel notice that TSC is unstable (it is indeed). On my Athlon 64 I have similar situation, because CPU frequency is dynamically changed. I don't think that there is an easy way to fix it (it is not even a bug), time-stamp counter is not perfect... Regards, Pawel - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists