lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 26 Sep 2007 21:49:54 +0200 From: "Rafael J. Wysocki" <rjw@...k.pl> To: Thomas Gleixner <tglx@...utronix.de> Cc: Andi Kleen <ak@...e.de>, Andrew Morton <akpm@...ux-foundation.org>, LKML <linux-kernel@...r.kernel.org>, Ingo Molnar <mingo@...e.hu> Subject: Re: 2.6.23-rc4-mm1 and -rc6-mm1: boot failure on HP nx6325, related to clockevents On Wednesday, 26 September 2007 20:51, Thomas Gleixner wrote: > On Wed, 2007-09-26 at 17:25 +0200, Rafael J. Wysocki wrote: > > There still are some oddities. > > > > First, with the "x86-64: Disable local APIC timer use on AMD systems with C1E" > > patch and my collection of suspend patches applied, the box doesn't boot > > (the suspend patches don't even thouch the boot code, so they should be > > irrelevant here). However, it boots if patch-2.6.23-rc7-hrt1.patch (adjusted > > for 2.6.23-rc8) is applied in addition. Is this expected? > > No. That's odd. It is nothing else than adding "noapictimer" to the > kernel command line. Seems to be reproducible, though. I'll investigate further. > > Next, on 2.6.23-rc8 with the patches from: > > > > http://www.sisk.pl/kernel/hibernation_and_suspend/2.6.23-rc8/patches/ > > > > plus the "x86-64: Disable local APIC timer use on AMD systems with C1E" patch > > and patch-2.6.23-rc7-hrt1.patch (adjusted for 2.6.23-rc8), hibernation doesn't > > work correctly. Although the box hibernates and restores, there is a temporary > > "hang" during the "resume hardware" sequence, after which the "lock" led starts > > to blink (and remains in this state) and something like this appears in dmesg: > > > > Extended CMOS year: 2000 > > Enabling non-boot CPUs ... > > SMP alternatives: switching to SMP code > > Booting processor 1/2 APIC 0x1 > > Initializing CPU#1 > > Calibrating delay using timer specific routine.. 3990.36 BogoMIPS (lpj=7980735) > > CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64 bytes/line) > > CPU: L2 Cache: 512K (64 bytes/line) > > Unable to handle kernel paging request at ffffffff806c64d4 RIP: > > [<ffffffff802104cb>] identify_cpu+0x2ac/0x5a1 > > Hmm. That's really early in the CPU bring up. The only change in this > area is the C1E patch. Can you decode the exact source line, where it is > failing ? Yes, I can, but I'll first see what's wrong with the boot. Greetings, Rafael - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists