[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <472E45BF.3070003@zytor.com>
Date: Sun, 04 Nov 2007 14:20:47 -0800
From: "H. Peter Anvin" <hpa@...or.com>
To: Mikael Pettersson <mikpe@...uu.se>
CC: linux-kernel@...r.kernel.org, mingo@...hat.com, tglx@...utronix.de
Subject: Re: [PATCH] fix i486 boot failure due to stale %ds
Mikael Pettersson wrote:
>
> Maybe not. I had a look in Intel's SDM Vol3, and the
> section "switching to protected mode" specifies that
> a move to %cr0 that sets PE should immediately be
> followed by a far jmp or call. They write that "random
> failures can occur if other instructions exist between
> [the move to %cr0] and [the far jmp/call]". The current
> version of pmjump.S does exactly that: it executes
> a bunch of moves to segment registers in that window.
>
> (Section 9.9.1 in the Sept. 2005 revision I have in
> front of me.)
>
> Similarly, section "serializing instructions" writes
> that a move to %cr0 that enables or disables paging
> should be followed by a jump. They write that this isn't
> required in P4 or P6 family processors, but is required
> for compatibility with other ia32 processors. Reading
> between the lines, they imply that older ia32 processors
> don't treat %cr0 writes as completely serializing.
>
> (Section 7.4 in the Sept. 2005 revision.)
>
The problem is that Intel has a tendency to exaggerate in their
documentation; in particular, they tend not to remove restrictions that
are long-since obsolete. However, it sounds like you have actually
found a CPU for which this restriction is motivated.
-hpa
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists