linux-kernel - RE: [patch][v2] x86, ptrace: support for branch trace store(BTS)

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <029E5BE7F699594398CA44E3DDF55444F71257@swsmsx413.ger.corp.intel.com>
Date:	Tue, 20 Nov 2007 15:39:40 -0000
From:	"Metzger, Markus T" <markus.t.metzger@...el.com>
To:	"dean gaudet" <dean@...tic.org>
Cc:	<linux-kernel@...r.kernel.org>, <mingo@...e.hu>, <hpa@...or.com>,
	<tglx@...utronix.de>, <ak@...e.de>,
	"Siddha, Suresh B" <suresh.b.siddha@...el.com>,
	<akpm@...ux-foundation.org>
Subject: RE: [patch][v2] x86, ptrace: support for branch trace store(BTS)

 

>-----Original Message-----
>From: dean gaudet [mailto:dean@...tic.org] 
>Sent: Dienstag, 20. November 2007 16:27
>To: Metzger, Markus T
>Cc: linux-kernel@...r.kernel.org; mingo@...e.hu; 
>hpa@...or.com; tglx@...utronix.de; ak@...e.de; Siddha, Suresh 
>B; akpm@...ux-foundation.org
>Subject: Re: [patch][v2] x86, ptrace: support for branch trace 
>store(BTS)
>
>On Tue, 20 Nov 2007, Metzger, Markus T wrote:
>
>> +__cpuinit void ptrace_bts_init_intel(struct cpuinfo_x86 *c)
>> +{
>> +	switch (c->x86) {
>> +	case 0x6:
>> +		switch (c->x86_model) {
>> +#ifdef __i386__
>> +		case 0xD:
>> +		case 0xE: /* Pentium M */
>> +			ptrace_bts_ops = ptrace_bts_ops_pentium_m;
>> +			break;
>> +#endif /* _i386_ */
>> +		case 0xF: /* Core2 */
>> +			ptrace_bts_ops = ptrace_bts_ops_core2;
>> +			break;
>> +		default:
>> +			/* sorry, don't know about them */
>> +			break;
>> +		}
>> +		break;
>> +	case 0xF:
>> +		switch (c->x86_model) {
>> +#ifdef __i386__
>> +		case 0x0:
>> +		case 0x1:
>> +		case 0x2:
>> +		case 0x3: /* Netburst */
>> +			ptrace_bts_ops = ptrace_bts_ops_netburst;
>> +			break;
>> +#endif /* _i386_ */
>> +		default:
>> +			/* sorry, don't know about them */
>> +			break;
>> +		}
>> +		break;
>
>is this right?  i thought intel family 15 models 3 and 4 
>supported amd64
>mode...

That's correct. 
In 32bit mode, they would use the BTS format that I implemented for
Netburst. 
In 64bit mode, they would use a slightly different format, which is not
implemented.

We might want to add support for Netburst in 64bit mode some day. 
For today, I simply exclude Netburst for x86_64.


regards,
markus.

>
>-dean
>
---------------------------------------------------------------------
Intel GmbH
Dornacher Strasse 1
85622 Feldkirchen/Muenchen Germany
Sitz der Gesellschaft: Feldkirchen bei Muenchen
Geschaeftsfuehrer: Douglas Lusk, Peter Gleissner, Hannes Schwaderer
Registergericht: Muenchen HRB 47456 Ust.-IdNr.
VAT Registration No.: DE129385895
Citibank Frankfurt (BLZ 502 109 00) 600119052

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/