| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 21 Nov 2007 03:37:03 -0800 From: Stephane Eranian <eranian@....hp.com> To: linux-kernel@...r.kernel.org Cc: Stephane Eranian <eranian@....hp.com> Subject: Re: [patch][v2] x86, ptrace: support for branch trace store(BTS) Hi, > >and it seems like this patch and perfmon2 are going to have to > >live with > >each other... since they both require the use of the DS save area... > > Hmmm, this might require some synchronization between those two. > > Do you know how (accesses to) MSR's are managed by the kernel? There is a simple MSR allocator in the nmi watchdog code. It is very simple though and was only intended for performance counters originally so you might need to enhance it first for complicated things. I agree it needs to be extended to manage other not necessarily contiguous MSR registers. As for BTS, I am happy to see this resource exposed for debugging purposes. Note that it could also be used for performance monitoring purposes and it could be exploited by the perfmon2 subsystem via a new sampling format. This way one could for instance figure out the path that led to a cache miss. Of course, this requires that some filtering be applied to BTS which today does not differentiate loop vs. function branches, AFAIR. The current cost can be mitigated by using a long sampling period and by monitoring longer. -- -Stephane - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists