| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <475532A7.1000408@free.fr> Date: Tue, 04 Dec 2007 11:57:43 +0100 From: John Sigler <linux.kernel@...e.fr> To: linux-kernel@...r.kernel.org, linux-pci@...ey.karlin.mff.cuni.cz Subject: Is the PCI clock within the spec? Hello everyone, I have an x86 system, running Linux 2.6.22.1-rt9, in which I plug one or two PCI I/O boards. I had been experiencing complete system lock-ups until I sent the system to the board manufacturer, and he fixed the problem. However, he told me that the PCI clock seemed out of spec, as far as voltage is concerned. (Disclaimer: my knowledge of PCI is 0.) The board manufacturer sent me the plot of (what appears to be) voltage versus time for the PCI clock. http://linux.kernel.free.fr/plot1.jpg The system manufacturer sent me a similar plot. http://linux.kernel.free.fr/plot2.jpg As far as my understanding goes, the signal should alternate between 0 V and 3.3 V (??). In the second plot, it looks like Vmax ~ 4.6V and Vmin ~ -1.4V (Pk-Pk(C1)=6.08V might mean peak-to-peak voltage?) 0) What is this C1 both plots mention? 1) Am I reading the plot correctly? 2) Is -1.4V in DC even possible? 3) 4.6V is 1.3V above 3.3V and -1.4V is -1.4V below 0. (Assuming I read the numbers correctly) Are these values within the PCI spec? Or are these voltages dangerous and / or might cause some problems with some PCI boards? Regards. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists