| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <4779de450802150955m17c42d96j809804c3c0b99a4@mail.gmail.com> Date: Fri, 15 Feb 2008 09:55:24 -0800 From: "Dan Gora" <dan.gora@...il.com> To: "Andi Kleen" <andi@...stfloor.org> Cc: linux-kernel@...r.kernel.org Subject: Re: PCI Bursting with PIO On Fri, Feb 15, 2008 at 2:54 AM, Andi Kleen <andi@...stfloor.org> wrote: > "Dan Gora" <dan.gora@...il.com> writes: > > > > Is there any way to get PIO > > I assume you really mean MMIO, not PIO. PIO would be port IO. Sorry, I always saw it referred to as "Programmed I/O" as opposed to DMA... > You should set the MMIO mapping to write combining using an MTRR Sorry to be thick here, but how would I go about doing that? > You might need to add appropiate memory barriers if you rely > on write ordering though. Ok, thanks for the info... dan -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists