[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <481BA025.8020804@firstfloor.org>
Date: Sat, 03 May 2008 01:13:41 +0200
From: Andi Kleen <andi@...stfloor.org>
To: "Moore, Eric" <Eric.Moore@....com>
CC: linux-kernel@...r.kernel.org
Subject: Re: HELP: Is writeq an atomic operation??
Moore, Eric wrote:
> On Friday, May 02, 2008 4:50 PM, Andi Kleen wrote:
>>> Here is a trace from pci express analyzer. I'm sending
>> With what CPU/chipset was that?
>>
>
> I'm developing sas driver for next generation controllers. They should
> work at least on x86, x86_64, ia64, and ppc64. The host I was using for
> gathering that trace was x86_64 Intel Platform. Here is the lspci
> output:
I doubt the CPU was to blame. Probably the chipset split it up for some
reason. Did you check the data sheets?
At the CPU level writeq is simply a 64bit store on x86-64 Linux.
-Andi
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists