[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6453C3CB8E2B3646B0D020C112613273C5AC79@sausexmb4.amd.com>
Date: Fri, 15 Aug 2008 15:02:12 -0500
From: "Langsdorf, Mark" <mark.langsdorf@....com>
To: "Ingo Molnar" <mingo@...e.hu>
CC: "Greg KH" <greg@...ah.com>, "Pavel Machek" <pavel@...e.cz>,
"Deguara, Joachim" <joachim.deguara@....com>, <gregkh@....cz>,
<tglx@...utronix.de>, <mingo@...hat.com>, <hpa@...or.com>,
<linux-kernel@...r.kernel.org>
Subject: RE: [PATCH 01/01][retry 5] x86: L3 cache index disable for 2.6.26
> > > Author: Mark Langsdorf <mark.langsdorf@....com>
> > > Date: Tue Jul 22 13:06:02 2008 -0500
> > >
> > > x86: L3 cache index disable for 2.6.26
> > >
> > > could you please send a delta patch against tip/master?
> > >
> > > http://people.redhat.com/mingo/tip.git/README
> >
> > tip/master looks likes it has the version 5 of my patch
> > in it already. Am I missing something?
>
> ok, that's good - that's the latest, right?
Yes. Single inline function with asm instructions and
a documented clflush check in asm/processor.h and the
call to wbinvd_halt() in both processor_32.c and
processor_64.h. It looks like we're done here.
-Mark Langsdorf
Operating System Research Center
AMD
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists