[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <48C9AB16.3060706@users.sourceforge.net>
Date: Thu, 11 Sep 2008 19:34:46 -0400
From: Elad Lahav <elad_lahav@...rs.sourceforge.net>
To: David Miller <davem@...emloft.net>
CC: linux-kernel@...r.kernel.org
Subject: Re: [PATCH] Initial support for Niagara T1 performance counters
David Miller wrote:
> Full support for both T1 and T2 performance counters (as well as those
> of all other sparc64 processors) is contained in the perfmon2 tree.
Fair enough, I wasn't aware that perfmon supported the T1.
Just for the record, is the implementation correct? Specifically, is
this the right way to extract the PIL at the time of the trap?
Thanks,
Elad
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists