lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <Pine.LNX.4.64.0810111143210.23344@sko.w0.dk>
Date:	Sat, 11 Oct 2008 23:24:42 +0200 (CEST)
From:	Hans Schou <linux@...ou.dk>
To:	linux-kernel@...r.kernel.org
Subject: [PATCH] SiS55x, another x86 CPU

Hi

Here is the unknown CPU mensioned earlier.

It is a SiS55x CPU from Silicon Integrated Systems Corp.

This is a Pentium 5 like CPU primary target embedded devices. It is a 
System-On-Chip with several i/o devices like AC97, USB, IDE and net on 
board. The same core is used in SiS550, SiS551 and SiS552 as the 
difference is only which periferial devices which is added. Then the 
CPU can not detect the model but the kernel should be able to detect 
the other devices connected internally to SiS551 and SiS552. So, the 
model_id would be '0' and then the text 'SiS55x' as model_name.

Detected CPU flags in /proc/cpuinfo and in the datasheet:
flags           : fpu tsc cx8 mmx

Instruction and data cache is 8KB each it says in the datasheet. I'm 
not sure but it does not look like it is written in dmesg.

ACPI sleep supports S1 S2 S3 S4 S5.

CPU power states supports C0 C1 C2 C3.

See attachment. (I hope it gets here!)

Signed-off-by: Hans Schou <linux@...ou.dk>
View attachment "patch-sis55x" of type "TEXT/PLAIN" (4277 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ