lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <496C9807.1010109@suse.de>
Date:	Tue, 13 Jan 2009 14:32:55 +0100
From:	Stefan Assmann <sassmann@...e.de>
To:	Jon Masters <jcm@...hat.com>
Cc:	Bjorn Helgaas <bjorn.helgaas@...com>, Len Brown <lenb@...nel.org>,
	Ingo Molnar <mingo@...e.hu>,
	Jesse Barnes <jbarnes@...tuousgeek.org>,
	Olaf Dabrunz <od@...e.de>,
	Thomas Gleixner <tglx@...utronix.de>,
	Steven Rostedt <rostedt@...dmis.org>,
	Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
	linux-acpi@...r.kernel.org, Sven Dietrich <sdietrich@...ell.com>,
	"Eric W. Biederman" <ebiederm@...ssion.com>,
	"Maciej W. Rozycki" <macro@...ux-mips.org>
Subject: Re: PCI, ACPI, IRQ, IOAPIC: reroute PCI interrupt to legacy boot
 interrupt equivalent

Hi Jon,

Jon Masters wrote:
> On Mon, 2009-01-12 at 11:51 -0700, Bjorn Helgaas wrote:
>> (I added Eric, Maciej, and Jon because they participated in
>> previous discussion here: http://lkml.org/lkml/2008/6/2/269)
> 
> Thanks. You know what I'd really like even more than being on the CC?
> I'd *love* someone to post a link to documentation on how this actually
> is supposed to work. We had to guess last time because none of the
> public documentation actually explains this. The guys at SuSE likely
> received some docs, but I'm not sure where from or the title thereof.

Actually, most of the Boot Interrupt patches resulted from reading the
intel specs and observing the behavior of failing machines. We're trying
to wrap up all the information gathered in a paper, which is pretty time
consuming and a few steps away from being ready to publish.

> If we all knew how this was supposed to work then we might have a much
> better likelihood of fixing this behavior. It's only going to get worse
> over time - we want to get threaded IRQs upstream (I'm about to be
> poking at that again over here) and that'll mean mainline has to learn
> to deal with these boot interrupts just as much as RT does today.

At the moment I'm uploading the slides we showed at the 10th
Real-Time Linux Workshop, which are a small, stripped down excerpt of
our upcoming paper.

It should be available soon at:
ftp://ftp.suse.com/pub/people/sassmann/publication/boot_irq_quirks_rtlws10.pdf

Meanwhile I'd suggest to have a look at United States Patent 6466998.
That is intels patent for this interrupt routing mechanism.

Hope this is helpful, we'll try to make more information available asap.

> 
> Jon.
> 

  Stefan

-- 
Stefan Assmann          | SUSE LINUX Products GmbH
Software Engineer       | Maxfeldstr. 5, D-90409 Nuernberg
Mail: sassmann@...e.de  | GF: Markus Rex, HRB 16746 (AG Nuernberg)
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ