lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 19 Feb 2009 20:53:07 -0500 From: Eric Lammerts <eric@...merts.org> To: Mark Langsdorf <mark.langsdorf@....com> Cc: linux-kernel@...r.kernel.org, Ingo Molnar <mingo@...e.hu>, tglx@...utronix.de Subject: Re: [PATCH][retry 1] Conform L3 Cache Index Disable to Linux standards On 02/19/09 16:46, Mark Langsdorf wrote: > +++ b/Documentation/ABI/testing/sysfs-devices-cache_disable Thu Feb 19 13:36:25 2009 -0600 > + Currently, only AMD Family 10h Processors support cache index > + disable, and only for their L3 caches. See the BIOS and > + Kernel Developer's Guide at > + http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_do... > + for formatting information and other details on the that url doesn't work very well... Eric -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists