linux-kernel - Re: [patch] xtensa: enforce slab alignment to maximum register width

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Wed, 4 Mar 2009 16:32:22 +0200
From:	Pekka Enberg <penberg@...helsinki.fi>
To:	Johannes Weiner <jw@...ix.com>
Cc:	Chris Zankel <chris@...kel.net>, linux-kernel@...r.kernel.org
Subject: Re: [patch] xtensa: enforce slab alignment to maximum register width

On Wed, Mar 4, 2009 at 3:56 PM, Johannes Weiner <jw@...ix.com> wrote:
> From: Oskar Schirmer <os@...ix.com>
>
> XCHAL_DATA_WIDTH is the maximum register width, slab caches should be
> aligned to this.
>
> Theoretical fix as all variants have had an XCHAL_DATA_WIDTH of 4
> (wordsize) for now.  But the S6000 variant will raise this to 16.
>
> Signed-off-by: Oskar Schirmer <os@...ix.com>
> Signed-off-by: Johannes Weiner <jw@...ix.com>
> ---
>  arch/xtensa/include/asm/processor.h |    2 ++
>  1 file changed, 2 insertions(+)
>
> --- a/arch/xtensa/include/asm/processor.h
> +++ b/arch/xtensa/include/asm/processor.h
> @@ -25,6 +25,8 @@
>  # error Linux requires the Xtensa Windowed Registers Option.
>  #endif
>
> +#define ARCH_SLAB_MINALIGN     XCHAL_DATA_WIDTH
> +

Looks good to me!

Acked-by: Pekka Enberg <penberg@...helsinki.fi>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/