[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <49BFDB3C.76E4.0078.0@novell.com>
Date: Tue, 17 Mar 2009 16:17:48 +0000
From: "Jan Beulich" <jbeulich@...ell.com>
To: <linux-pci@...r.kernel.org>
Cc: "Dexuan Cui" <dexuan.cui@...el.com>, <stable@...nel.org>,
<linux-kernel@...r.kernel.org>
Subject: [PATCH] pci: Fix the definition of PCI_PM_CTRL_NO_SOFT_RESET
From: Dexuan Cui <dexuan.cui@...el.com>
As per PCI Bus Power Management Interface Specification Revision 1.2
this is bit 3, not bit 2, of the Power Management Control/Status
register.
Signed-off-by: Dexuan Cui <dexuan.cui@...el.com>
Signed-off-by: Jan Beulich <jbeulich@...ell.com>
Cc: stable <stable@...nel.org>
---
include/linux/pci_regs.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
--- linux-2.6.29-rc8/include/linux/pci_regs.h 2009-03-17 17:14:16.000000000 +0100
+++ 2.6.29-rc8-pci-pm-ctrl-no-soft-reset/include/linux/pci_regs.h 2009-03-04 11:25:28.000000000 +0100
@@ -235,7 +235,7 @@
#define PCI_PM_CAP_PME_SHIFT 11 /* Start of the PME Mask in PMC */
#define PCI_PM_CTRL 4 /* PM control and status register */
#define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
-#define PCI_PM_CTRL_NO_SOFT_RESET 0x0004 /* No reset for D3hot->D0 */
+#define PCI_PM_CTRL_NO_SOFT_RESET 0x0008 /* No reset for D3hot->D0 */
#define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists